亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來(lái)到蟲蟲下載站! | ?? 資源下載 ?? 資源專輯 ?? 關(guān)于我們
? 蟲蟲下載站

?? pci.c

?? linux下的BOOT程序原碼,有需要的可以來(lái)下,保證好用
?? C
?? 第 1 頁(yè) / 共 2 頁(yè)
字號(hào):
/* PCI.c - PCI functions *//* Copyright - Galileo technology. */#include <common.h>#include <pci.h>#include <galileo/pci.h>static const unsigned char pci_irq_swizzle[2][PCI_MAX_DEVICES] = {#ifdef CONFIG_ZUMA_V2	{0, 0, 0, 0, 0, 0, 0, 29,[8 ... PCI_MAX_DEVICES - 1] = 0},	{0, 0, 0, 0, 0, 0, 0, 28,[8 ... PCI_MAX_DEVICES - 1] = 0}#else				/* EVB??? This is a guess */	{0, 0, 0, 0, 0, 0, 0, 27, 27,[9 ... PCI_MAX_DEVICES - 1] = 0},	{0, 0, 0, 0, 0, 0, 0, 29, 29,[9 ... PCI_MAX_DEVICES - 1] = 0}#endif};static const unsigned int pci_p2p_configuration_reg[] = {	PCI_0P2P_CONFIGURATION, PCI_1P2P_CONFIGURATION};static const unsigned int pci_configuration_address[] = {	PCI_0CONFIGURATION_ADDRESS, PCI_1CONFIGURATION_ADDRESS};static const unsigned int pci_configuration_data[] = {	PCI_0CONFIGURATION_DATA_VIRTUAL_REGISTER,	PCI_1CONFIGURATION_DATA_VIRTUAL_REGISTER};static const unsigned int pci_error_cause_reg[] = {	PCI_0ERROR_CAUSE, PCI_1ERROR_CAUSE};static const unsigned int pci_arbiter_control[] = {	PCI_0ARBITER_CONTROL, PCI_1ARBITER_CONTROL};static const unsigned int pci_snoop_control_base_0_low[] = {	PCI_0SNOOP_CONTROL_BASE_0_LOW, PCI_1SNOOP_CONTROL_BASE_0_LOW};static const unsigned int pci_snoop_control_top_0[] = {	PCI_0SNOOP_CONTROL_TOP_0, PCI_1SNOOP_CONTROL_TOP_0};static const unsigned int pci_access_control_base_0_low[] = {	PCI_0ACCESS_CONTROL_BASE_0_LOW, PCI_1ACCESS_CONTROL_BASE_0_LOW};static const unsigned int pci_access_control_top_0[] = {	PCI_0ACCESS_CONTROL_TOP_0, PCI_1ACCESS_CONTROL_TOP_0};static const unsigned int pci_scs_bank_size[2][4] = {	{PCI_0SCS_0_BANK_SIZE, PCI_0SCS_1_BANK_SIZE,	 PCI_0SCS_2_BANK_SIZE, PCI_0SCS_3_BANK_SIZE},	{PCI_1SCS_0_BANK_SIZE, PCI_1SCS_1_BANK_SIZE,	 PCI_1SCS_2_BANK_SIZE, PCI_1SCS_3_BANK_SIZE}};static const unsigned int pci_p2p_configuration[] = {	PCI_0P2P_CONFIGURATION, PCI_1P2P_CONFIGURATION};static unsigned int local_buses[] = { 0, 0 };/********************************************************************* pciWriteConfigReg - Write to a PCI configuration register*                    - Make sure the GT is configured as a master before writing*                      to another device on the PCI.*                    - The function takes care of Big/Little endian conversion.*** Inputs:   unsigned int regOffset: The register offset as it apears in the GT spec*                   (or any other PCI device spec)*           pciDevNum: The device number needs to be addressed.**  Configuration Address 0xCF8:**       31 30    24 23  16 15  11 10     8 7      2  0     <=bit Number*  |congif|Reserved|  Bus |Device|Function|Register|00|*  |Enable|        |Number|Number| Number | Number |  |    <=field Name**********************************************************************/void pciWriteConfigReg (PCI_HOST host, unsigned int regOffset,			unsigned int pciDevNum, unsigned int data){	volatile unsigned int DataForAddrReg;	unsigned int functionNum;	unsigned int busNum = PCI_BUS (pciDevNum);	unsigned int addr;	if (pciDevNum > 32)	/* illegal device Number */		return;	if (pciDevNum == SELF) {	/* configure our configuration space. */		pciDevNum =			(GTREGREAD (pci_p2p_configuration_reg[host]) >> 24) &			0x1f;		busNum = GTREGREAD (pci_p2p_configuration_reg[host]) &			0xff0000;	}	functionNum = regOffset & 0x00000700;	pciDevNum = pciDevNum << 11;	regOffset = regOffset & 0xfc;	DataForAddrReg =		(regOffset | pciDevNum | functionNum | busNum) | BIT31;	GT_REG_WRITE (pci_configuration_address[host], DataForAddrReg);	GT_REG_READ (pci_configuration_address[host], &addr);	if (addr != DataForAddrReg)		return;	GT_REG_WRITE (pci_configuration_data[host], data);}/********************************************************************* pciReadConfigReg  - Read from a PCI0 configuration register*                    - Make sure the GT is configured as a master before reading*                     from another device on the PCI.*                   - The function takes care of Big/Little endian conversion.* INPUTS:   regOffset: The register offset as it apears in the GT spec (or PCI*                        spec)*           pciDevNum: The device number needs to be addressed.* RETURNS: data , if the data == 0xffffffff check the master abort bit in the*                 cause register to make sure the data is valid**  Configuration Address 0xCF8:**       31 30    24 23  16 15  11 10     8 7      2  0     <=bit Number*  |congif|Reserved|  Bus |Device|Function|Register|00|*  |Enable|        |Number|Number| Number | Number |  |    <=field Name**********************************************************************/unsigned int pciReadConfigReg (PCI_HOST host, unsigned int regOffset,			       unsigned int pciDevNum){	volatile unsigned int DataForAddrReg;	unsigned int data;	unsigned int functionNum;	unsigned int busNum = PCI_BUS (pciDevNum);	if (pciDevNum > 32)	/* illegal device Number */		return 0xffffffff;	if (pciDevNum == SELF) {	/* configure our configuration space. */		pciDevNum =			(GTREGREAD (pci_p2p_configuration_reg[host]) >> 24) &			0x1f;		busNum = GTREGREAD (pci_p2p_configuration_reg[host]) &			0xff0000;	}	functionNum = regOffset & 0x00000700;	pciDevNum = pciDevNum << 11;	regOffset = regOffset & 0xfc;	DataForAddrReg =		(regOffset | pciDevNum | functionNum | busNum) | BIT31;	GT_REG_WRITE (pci_configuration_address[host], DataForAddrReg);	GT_REG_READ (pci_configuration_address[host], &data);	if (data != DataForAddrReg)		return 0xffffffff;	GT_REG_READ (pci_configuration_data[host], &data);	return data;}/********************************************************************* pciOverBridgeWriteConfigReg - Write to a PCI configuration register where*                               the agent is placed on another Bus. For more*                               information read P2P in the PCI spec.** Inputs:   unsigned int regOffset - The register offset as it apears in the*           GT spec (or any other PCI device spec).*           unsigned int pciDevNum - The device number needs to be addressed.*           unsigned int busNum - On which bus does the Target agent connect*                                 to.*           unsigned int data - data to be written.**  Configuration Address 0xCF8:**       31 30    24 23  16 15  11 10     8 7      2  0     <=bit Number*  |congif|Reserved|  Bus |Device|Function|Register|01|*  |Enable|        |Number|Number| Number | Number |  |    <=field Name**  The configuration Address is configure as type-I (bits[1:0] = '01') due to*   PCI spec referring to P2P.**********************************************************************/void pciOverBridgeWriteConfigReg (PCI_HOST host,				  unsigned int regOffset,				  unsigned int pciDevNum,				  unsigned int busNum, unsigned int data){	unsigned int DataForReg;	unsigned int functionNum;	functionNum = regOffset & 0x00000700;	pciDevNum = pciDevNum << 11;	regOffset = regOffset & 0xff;	busNum = busNum << 16;	if (pciDevNum == SELF) {	/* This board */		DataForReg = (regOffset | pciDevNum | functionNum) | BIT0;	} else {		DataForReg = (regOffset | pciDevNum | functionNum | busNum) |			BIT31 | BIT0;	}	GT_REG_WRITE (pci_configuration_address[host], DataForReg);	if (pciDevNum == SELF) {	/* This board */		GT_REG_WRITE (pci_configuration_data[host], data);	} else {		/* configuration Transaction over the pci. */		/* The PCI is working in LE Mode So it swap the Data. */		GT_REG_WRITE (pci_configuration_data[host], WORD_SWAP (data));	}}/********************************************************************* pciOverBridgeReadConfigReg  - Read from a PCIn configuration register where*                               the agent target locate on another PCI bus.*                             - Make sure the GT is configured as a master*                               before reading from another device on the PCI.*                             - The function takes care of Big/Little endian*                               conversion.* INPUTS:   regOffset: The register offset as it apears in the GT spec (or PCI*                        spec). (configuration register offset.)*           pciDevNum: The device number needs to be addressed.*           busNum: the Bus number where the agent is place.* RETURNS: data , if the data == 0xffffffff check the master abort bit in the*                 cause register to make sure the data is valid**  Configuration Address 0xCF8:**       31 30    24 23  16 15  11 10     8 7      2  0     <=bit Number*  |congif|Reserved|  Bus |Device|Function|Register|01|*  |Enable|        |Number|Number| Number | Number |  |    <=field Name**********************************************************************/unsigned int pciOverBridgeReadConfigReg (PCI_HOST host,					 unsigned int regOffset,					 unsigned int pciDevNum,					 unsigned int busNum){	unsigned int DataForReg;	unsigned int data;	unsigned int functionNum;	functionNum = regOffset & 0x00000700;	pciDevNum = pciDevNum << 11;	regOffset = regOffset & 0xff;	busNum = busNum << 16;	if (pciDevNum == SELF) {	/* This board */		DataForReg = (regOffset | pciDevNum | functionNum) | BIT31;	} else {		/* agent on another bus */		DataForReg = (regOffset | pciDevNum | functionNum | busNum) |			BIT0 | BIT31;	}	GT_REG_WRITE (pci_configuration_address[host], DataForReg);	if (pciDevNum == SELF) {	/* This board */		GT_REG_READ (pci_configuration_data[host], &data);		return data;	} else {		/* The PCI is working in LE Mode So it swap the Data. */		GT_REG_READ (pci_configuration_data[host], &data);		return WORD_SWAP (data);	}}/********************************************************************* pciGetRegOffset - Gets the register offset for this region config.** INPUT:   Bus, Region - The bus and region we ask for its base address.* OUTPUT:   N/A* RETURNS: PCI register base address*********************************************************************/static unsigned int pciGetRegOffset (PCI_HOST host, PCI_REGION region){	switch (host) {	case PCI_HOST0:		switch (region) {		case PCI_IO:			return PCI_0I_O_LOW_DECODE_ADDRESS;		case PCI_REGION0:			return PCI_0MEMORY0_LOW_DECODE_ADDRESS;		case PCI_REGION1:			return PCI_0MEMORY1_LOW_DECODE_ADDRESS;		case PCI_REGION2:			return PCI_0MEMORY2_LOW_DECODE_ADDRESS;		case PCI_REGION3:			return PCI_0MEMORY3_LOW_DECODE_ADDRESS;		}	case PCI_HOST1:		switch (region) {		case PCI_IO:			return PCI_1I_O_LOW_DECODE_ADDRESS;		case PCI_REGION0:			return PCI_1MEMORY0_LOW_DECODE_ADDRESS;		case PCI_REGION1:			return PCI_1MEMORY1_LOW_DECODE_ADDRESS;		case PCI_REGION2:			return PCI_1MEMORY2_LOW_DECODE_ADDRESS;		case PCI_REGION3:			return PCI_1MEMORY3_LOW_DECODE_ADDRESS;		}	}	return PCI_0MEMORY0_LOW_DECODE_ADDRESS;}static unsigned int pciGetRemapOffset (PCI_HOST host, PCI_REGION region){	switch (host) {	case PCI_HOST0:		switch (region) {		case PCI_IO:			return PCI_0I_O_ADDRESS_REMAP;		case PCI_REGION0:			return PCI_0MEMORY0_ADDRESS_REMAP;		case PCI_REGION1:			return PCI_0MEMORY1_ADDRESS_REMAP;		case PCI_REGION2:			return PCI_0MEMORY2_ADDRESS_REMAP;		case PCI_REGION3:			return PCI_0MEMORY3_ADDRESS_REMAP;		}	case PCI_HOST1:		switch (region) {		case PCI_IO:			return PCI_1I_O_ADDRESS_REMAP;		case PCI_REGION0:			return PCI_1MEMORY0_ADDRESS_REMAP;		case PCI_REGION1:			return PCI_1MEMORY1_ADDRESS_REMAP;		case PCI_REGION2:			return PCI_1MEMORY2_ADDRESS_REMAP;		case PCI_REGION3:			return PCI_1MEMORY3_ADDRESS_REMAP;		}	}	return PCI_0MEMORY0_ADDRESS_REMAP;}bool pciMapSpace (PCI_HOST host, PCI_REGION region, unsigned int remapBase,		  unsigned int bankBase, unsigned int bankLength){	unsigned int low = 0xfff;	unsigned int high = 0x0;	unsigned int regOffset = pciGetRegOffset (host, region);	unsigned int remapOffset = pciGetRemapOffset (host, region);	if (bankLength != 0) {		low = (bankBase >> 20) & 0xfff;		high = ((bankBase + bankLength) >> 20) - 1;	}	GT_REG_WRITE (regOffset, low | (1 << 24));	/* no swapping */	GT_REG_WRITE (regOffset + 8, high);	if (bankLength != 0) {	/* must do AFTER writing maps */		GT_REG_WRITE (remapOffset, remapBase >> 20);	/* sorry, 32 bits only.								   dont support upper 32								   in this driver */	}	return true;}unsigned int pciGetSpaceBase (PCI_HOST host, PCI_REGION region){	unsigned int low;	unsigned int regOffset = pciGetRegOffset (host, region);	GT_REG_READ (regOffset, &low);	return (low & 0xfff) << 20;}unsigned int pciGetSpaceSize (PCI_HOST host, PCI_REGION region){	unsigned int low, high;	unsigned int regOffset = pciGetRegOffset (host, region);	GT_REG_READ (regOffset, &low);	GT_REG_READ (regOffset + 8, &high);	high &= 0xfff;	low &= 0xfff;	if (high <= low)

?? 快捷鍵說(shuō)明

復(fù)制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號(hào) Ctrl + =
減小字號(hào) Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
欧美mv和日韩mv国产网站| 91麻豆精品91久久久久久清纯| 亚洲国产aⅴ天堂久久| 精品久久久久久久一区二区蜜臀| 91蝌蚪porny九色| 国模无码大尺度一区二区三区| 亚洲黄色录像片| 国产三级一区二区三区| 7777精品伊人久久久大香线蕉的| www.欧美精品一二区| 国内久久精品视频| 天天色天天操综合| 亚洲欧美日韩国产成人精品影院| 久久日韩精品一区二区五区| 欧美日韩国产乱码电影| 色婷婷av一区二区三区软件| 床上的激情91.| 国产在线一区二区| 另类小说视频一区二区| 麻豆精品国产91久久久久久| 中文字幕一区二区三区不卡| 久久色.com| 日韩免费视频一区| 91精品国产综合久久精品图片| 在线欧美小视频| 99精品国产一区二区三区不卡| 国产成人午夜电影网| 精品一区二区三区视频 | 一个色在线综合| 国产亚洲精品超碰| 2021中文字幕一区亚洲| 日韩三级免费观看| 日韩视频一区在线观看| 欧美一区二区久久| 91麻豆精品91久久久久久清纯| 欧美色老头old∨ideo| 色婷婷久久久久swag精品| 91小视频免费看| 99久久亚洲一区二区三区青草| 成人av在线资源网| proumb性欧美在线观看| 99久久国产综合精品色伊| 91在线视频播放地址| 97se亚洲国产综合在线| 91色.com| 91黄视频在线| 欧美天堂一区二区三区| 欧美巨大另类极品videosbest| 欧美视频精品在线观看| 欧美情侣在线播放| 欧美电影免费观看高清完整版在| 日韩视频免费观看高清完整版 | 国产综合色在线视频区| 麻豆精品在线观看| 精品在线一区二区| 国产成人亚洲精品青草天美| jizzjizzjizz欧美| 日本韩国一区二区三区视频| 精品视频1区2区| 欧美一区二区二区| 久久久亚洲午夜电影| 国产精品国产a| 亚洲精品日韩综合观看成人91| 看电影不卡的网站| 制服丝袜中文字幕一区| 欧美一区二区三区喷汁尤物| 精品国产电影一区二区| 欧美激情一区二区三区四区| 亚洲精品菠萝久久久久久久| 图片区小说区区亚洲影院| 黄一区二区三区| 99久久精品久久久久久清纯| 欧美日韩第一区日日骚| 精品国内二区三区| 国产精品亲子伦对白| 亚洲成人在线网站| 国产资源在线一区| 一本一道波多野结衣一区二区| 5月丁香婷婷综合| 欧美国产精品一区二区| 艳妇臀荡乳欲伦亚洲一区| 蜜臀av一区二区在线免费观看| 国产精品99精品久久免费| 91国在线观看| 精品精品国产高清a毛片牛牛| 国产精品久久毛片a| 日韩黄色小视频| 成人三级伦理片| 91精品久久久久久久91蜜桃| 国产精品伦理一区二区| 日韩—二三区免费观看av| 国产91丝袜在线观看| 欧美日韩在线一区二区| 欧美国产精品一区二区三区| 午夜av一区二区三区| 成人午夜免费av| 欧美一区二区三区播放老司机| 国产精品高清亚洲| 久久 天天综合| 欧美亚男人的天堂| 欧美激情一区二区三区不卡| 免费看精品久久片| 欧美中文字幕一区| 国产精品丝袜久久久久久app| 日本成人中文字幕| 91官网在线免费观看| 亚洲国产精华液网站w| 青青草精品视频| 欧洲国内综合视频| 国产精品国产三级国产有无不卡| 麻豆成人免费电影| 欧美日韩一区视频| 亚洲男人的天堂在线aⅴ视频 | 国产精品亚洲综合一区在线观看| 欧美日韩高清在线播放| 亚洲精品国产一区二区精华液| 国产精品一级片| 精品国产一二三| 男人的天堂亚洲一区| 欧美日本精品一区二区三区| 亚洲三级在线播放| 不卡一区二区在线| 国产亚洲精品中文字幕| 狠狠色丁香九九婷婷综合五月| 51精品久久久久久久蜜臀| 亚洲国产三级在线| 91久久线看在观草草青青| 国产精品免费免费| 国产精品一二三四| 久久久久亚洲蜜桃| 国产精品羞羞答答xxdd | 亚洲精品国产无套在线观| 成人开心网精品视频| 国产日韩欧美精品一区| 国产剧情一区二区三区| 久久久精品免费观看| 国模套图日韩精品一区二区| 精品福利一区二区三区免费视频| 男人的j进女人的j一区| 日韩欧美国产不卡| 久久99蜜桃精品| 久久综合色一综合色88| 国内精品国产成人国产三级粉色| 精品国产电影一区二区| 国产精品1区2区| 中文字幕欧美区| 91视频com| 亚洲韩国一区二区三区| 欧美精品在线视频| 麻豆91在线播放| 久久众筹精品私拍模特| 国产91高潮流白浆在线麻豆| 国产精品美女www爽爽爽| 91麻豆成人久久精品二区三区| 一区二区三区中文在线观看| 欧美日韩一区二区不卡| 奇米亚洲午夜久久精品| 2020国产成人综合网| 成人免费视频国产在线观看| 亚洲视频一区在线观看| 欧美图片一区二区三区| 伦理电影国产精品| 国产欧美一区二区在线| 一本一道波多野结衣一区二区| 亚洲国产欧美一区二区三区丁香婷| 正在播放一区二区| 国产一区二区主播在线| 国产精品高潮呻吟久久| 欧美日韩一级大片网址| 激情综合五月婷婷| 国产精品久久久久久久久搜平片 | 国产午夜亚洲精品理论片色戒 | 欧美性受xxxx黑人xyx性爽| 视频一区二区欧美| 国产午夜精品在线观看| 日本乱人伦一区| 久久电影网站中文字幕| 国产精品久久久久久久裸模| 欧美日韩国产高清一区二区 | 欧美日韩国产综合草草| 激情六月婷婷久久| 亚洲黄网站在线观看| 欧美成人精品福利| 色噜噜夜夜夜综合网| 蜜桃一区二区三区在线观看| 国产精品毛片久久久久久| 欧美在线短视频| 国产精品 日产精品 欧美精品| 亚洲一区二区三区免费视频| 久久奇米777| 欧美区视频在线观看| 成人精品免费视频| 免费成人av在线| 亚洲免费av高清| 久久嫩草精品久久久精品| 欧美午夜一区二区三区| 成人午夜视频在线| 久久不见久久见免费视频1| 亚洲激情男女视频| 中文字幕国产一区二区|