?? fib.out
字號:
Loading snapshot worklib.oc8051_tb:v .................... Donencsim> source /shared/tools/ncsim/tools/inca/files/ncsimrcncsim> runWarning! some objects excluded from $dumpvars due to -access -R File: /projects/oc8051/simont/oc8051/bench/verilog/oc8051_tb.v, line = 161, pos = 16 Scope: oc8051_tb Time: 0 FS + 0time 1 step 0: passtime 15916 step 1: passtime 16836 step 2: passtime 17296 step 3: passtime 17756 step 4: passtime 18216 step 5: passtime 18676 step 6: passtime 19136 step 7: passtime 19596 step 8: passtime 20056 step 9: pass Done!Simulation complete via $finish(1) at time 20056 NS + 2/projects/oc8051/simont/oc8051/bench/verilog/oc8051_tb.v:155 $finish;ncsim> exit
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -