?? defeight.vhd
字號:
-- The octal D Flip flip module.
library ieee;
use ieee.std_logic_1164.all;
entity DFF8 is
port (D: in STD_LOGIC_VECTOR(0 to 7);
clk: in STD_LOGIC;
Q: out STD_LOGIC_VECTOR(0 to 7));
end DFF8;
architecture DFF8 of DFF8 is
begin
process (clk)
begin
if (clk = '1' and clk'EVENT) then
Q <= D;
end if;
end process;
end DFF8;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -