library verilog;use verilog.vl_types.all;entity tbsr is    port(        clk             : in     vl_logic;        din             : in     vl_logic;        dout            : out    vl_logic    );end tbsr;