module tb;    reg clk,d_in;    wire d_out;        initial begin        clk=0;        forever      #20   clk=~clk;    end        initial begin        d_in=0;        forever     #300   d_in=~d_in;    end    tbsr u1(clk,d_in,d_out);endmodule