module tbsr(clk,din,dout);    input clk;    input din;    output dout;    reg a,b,dout;    always @(posedge clk)    begin        dout=b;           b=a;           a=din;    endendmodule