library verilog;use verilog.vl_types.all;entity ibuf_hstl_ii is    generic(        cds_action      : string  := "ignore"    );    port(        o               : out    vl_logic;        i               : in     vl_logic    );end ibuf_hstl_ii;