library verilog;use verilog.vl_types.all;entity nand2b1 is    generic(        cds_action      : string  := "ignore"    );    port(        o               : out    vl_logic;        i0              : in     vl_logic;        i1              : in     vl_logic    );end nand2b1;