library verilog;use verilog.vl_types.all;entity iobuf_s_6 is    port(        o               : out    vl_logic;        io              : inout  vl_logic;        i               : in     vl_logic;        t               : in     vl_logic    );end iobuf_s_6;