library verilog;use verilog.vl_types.all;entity xor_gate_bit_v2 is    generic(        input_width     : integer := 6;        zero            : integer := 0    );    port(        a               : in     vl_logic_vector;        xor_out         : out    vl_logic    );end xor_gate_bit_v2;