?? traplog.tlg
字號:
Synthesizing work.top.gen
Synthesizing work.upcntr.cell_level
@W:"syng0a03416":81:12:81:15|Unbound component ADD1 mapped to black box
@W:"syng0a03416":85:12:85:15|Unbound component DFFC mapped to black box
Synthesizing work.dffc.syn_black_box
Post processing for work.dffc.syn_black_box
Synthesizing work.add1.syn_black_box
Post processing for work.add1.syn_black_box
Post processing for work.upcntr.cell_level
@W:"syng0a03416":76:7:76:10|Input updn is unused
Post processing for work.top.gen
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -