?? design_spec.dc
字號:
###############################################################################
#
# Design Specification
#
# Author: Rudolf Usselmann
# rudi@asics.ws
#
# Revision:
# 3/7/01 RU Initial Sript
#
#
###############################################################################
# ==============================================
# Setup Design Parameters
set design_files {ud_cnt ro_cnt atahost_pio_tctrl atahost_controller atahost_top}
set design_name atahost_top
set active_design atahost_top
# Next Statement defines all clocks and resets in the design
set special_net {wb_rst_i rst_nreset_i wb_clk_i}
set hdl_src_dir ../../rtl/verilog/ocidec-1/
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -