?? clock.bak
字號:
TEXT "$#NAME"
RECT (1509,440,1612,469)
ALIGN 9
MARGINS (1,1)
PARENT 11790
}
TEXT 5416, 0, 0
{
TEXT "$#NAME"
RECT (2641,311,2759,340)
ALIGN 9
MARGINS (1,1)
PARENT 11796
}
INSTANCE 5531, 0, 0
{
VARIABLES
{
#COMPONENT="Output"
#LIBRARY="#terminals"
#REFERENCE="AlarmHourEn"
#SYMBOL="Output"
#VERILOG_TYPE="wire"
}
COORD (2880,1370)
VERTEXES ( (2,10948) )
}
TEXT 5533, 0, 0
{
TEXT "$#REFERENCE"
RECT (2932,1353,3109,1388)
ALIGN 4
MARGINS (1,1)
PARENT 5531
}
TEXT 5534, 0, 0
{
TEXT "$#NAME"
RECT (2309,1341,2455,1370)
ALIGN 9
MARGINS (1,1)
PARENT 10953
}
NET WIRE 5541, 0, 0
{
VARIABLES
{
#NAME="AlarmHourEn"
#VERILOG_TYPE="wire"
}
}
NET WIRE 5906, 0, 0
{
VARIABLES
{
#NAME="IsHour12"
}
}
TEXT 5907, 0, 0
{
TEXT "$#NAME"
RECT (1977,280,2075,309)
ALIGN 9
MARGINS (1,1)
PARENT 11294
}
NET WIRE 5911, 0, 0
{
VARIABLES
{
#NAME="AM"
}
}
TEXT 5912, 0, 0
{
TEXT "$#NAME"
RECT (2005,320,2041,349)
ALIGN 9
MARGINS (1,1)
PARENT 11270
}
TEXT 5917, 0, 0
{
TEXT "$#NAME"
RECT (1950,360,2079,389)
ALIGN 9
MARGINS (1,1)
PARENT 11289
}
TEXT 5921, 0, 0
{
TEXT "$#NAME"
RECT (1959,400,2062,429)
ALIGN 9
MARGINS (1,1)
PARENT 11284
}
TEXT 5925, 0, 0
{
TEXT "$#NAME"
RECT (1962,440,2051,469)
ALIGN 9
MARGINS (1,1)
PARENT 11308
}
TEXT 5929, 0, 0
{
TEXT "$#NAME"
RECT (1954,480,2046,509)
ALIGN 9
MARGINS (1,1)
PARENT 11313
}
TEXT 5934, 0, 0
{
TEXT "$#NAME"
RECT (1940,560,2091,589)
ALIGN 9
MARGINS (1,1)
PARENT 11318
}
TEXT 5940, 0, 0
{
TEXT "$#NAME"
RECT (1945,520,2061,549)
ALIGN 9
MARGINS (1,1)
PARENT 11323
}
NET BUS 5964, 0, 0
{
VARIABLES
{
#NAME="StopWatch(31:0)"
#VERILOG_TYPE="wire"
}
}
TEXT 5965, 0, 0
{
TEXT "$#NAME"
RECT (2075,791,2258,820)
ALIGN 9
MARGINS (1,1)
PARENT 11341
}
TEXT 5969, 0, 0
{
TEXT "$#NAME"
RECT (2265,831,2316,860)
ALIGN 9
MARGINS (1,1)
PARENT 11820
}
TEXT 5974, 0, 0
{
TEXT "$#NAME"
RECT (2238,871,2382,900)
ALIGN 9
MARGINS (1,1)
PARENT 11816
}
TEXT 6169, 0, 0
{
TEXT "$#NAME"
RECT (2260,310,2370,339)
ALIGN 9
MARGINS (1,1)
PARENT 11073
}
TEXT 6173, 0, 0
{
TEXT "$#NAME"
RECT (2254,350,2376,379)
ALIGN 9
MARGINS (1,1)
PARENT 11074
}
TEXT 6177, 0, 0
{
TEXT "$#NAME"
RECT (2278,430,2357,459)
ALIGN 9
MARGINS (1,1)
PARENT 11075
}
TEXT 6181, 0, 0
{
TEXT "$#NAME"
RECT (2258,390,2372,419)
ALIGN 9
MARGINS (1,1)
PARENT 11076
}
TEXT 6288, 0, 0
{
TEXT "$#NAME"
RECT (1814,1541,1932,1570)
ALIGN 9
MARGINS (1,1)
PARENT 11617
}
TEXT 6292, 0, 0
{
TEXT "$#NAME"
RECT (2251,911,2369,940)
ALIGN 9
MARGINS (1,1)
PARENT 11812
}
TEXT 6297, 0, 0
{
TEXT "$#NAME"
RECT (1828,1580,1932,1609)
ALIGN 9
MARGINS (1,1)
PARENT 11618
}
TEXT 6301, 0, 0
{
TEXT "$#NAME"
RECT (2249,950,2353,979)
ALIGN 9
MARGINS (1,1)
PARENT 11824
}
TEXT 6305, 0, 0
{
TEXT "$#NAME"
RECT (1723,1500,1869,1529)
ALIGN 9
MARGINS (1,1)
PARENT 10951
}
TEXT 6392, 0, 0
{
TEXT "$#NAME"
RECT (1506,480,1624,509)
ALIGN 9
MARGINS (1,1)
PARENT 12416
}
NET BUS 6396, 0, 0
{
VARIABLES
{
#NAME="YMD(23:0)"
}
}
NET BUS 6837, 0, 0
{
VARIABLES
{
#NAME="Weekday(2:0)"
#VERILOG_TYPE="wire"
}
}
INSTANCE 8683, 0, 0
{
VARIABLES
{
#COMMENT="按鍵接口模塊"
#COMPONENT="KeyInterface"
#LIBRARY="#default"
#REFERENCE="U_KeyInterface"
#SYMBOL="KeyInterface"
}
COORD (590,330)
VERTEXES ( (6,11389), (10,11387), (14,11385), (20,12262), (28,12267), (30,12264), (32,12213), (8,12462), (16,12458), (12,12460), (18,12456), (4,12464), (24,12454), (26,12452) )
}
TEXT 8684, 0, 0
{
TEXT "$#REFERENCE"
RECT (590,274,789,309)
ALIGN 8
MARGINS (1,1)
PARENT 8683
}
TEXT 8688, 0, 0
{
TEXT "$#COMPONENT"
RECT (590,690,752,725)
MARGINS (1,1)
PARENT 8683
}
NET WIRE 8694, 0, 0
NET WIRE 8698, 0, 0
NET WIRE 8706, 0, 0
TEXT 8722, 0, 0
{
TEXT "$#NAME"
RECT (471,521,609,550)
ALIGN 9
MARGINS (1,1)
PARENT 12266
}
TEXT 8879, 0, 0
{
TEXT "$#NAME"
RECT (858,431,1020,460)
ALIGN 9
MARGINS (1,1)
PARENT 12467
}
TEXT 8888, 0, 0
{
TEXT "$#NAME"
RECT (861,471,1016,500)
ALIGN 9
MARGINS (1,1)
PARENT 12471
}
NET WIRE 8903, 0, 0
{
VARIABLES
{
#NAME="StartPauseKey"
}
}
NET WIRE 8904, 0, 0
{
VARIABLES
{
#NAME="HoldResetKey"
}
}
TEXT 9278, 0, 0
{
TEXT "$#NAME"
RECT (890,400,969,429)
ALIGN 9
MARGINS (1,1)
PARENT 12469
}
TEXT 9573, 0, 0
{
TEXT "$#NAME"
RECT (469,441,572,470)
ALIGN 9
MARGINS (1,1)
PARENT 12263
}
NET WIRE 9728, 0, 0
{
VARIABLES
{
#NAME="Clk2Hz"
}
}
TEXT 9742, 0, 0
{
TEXT "$#NAME"
RECT (2273,990,2352,1019)
ALIGN 9
MARGINS (1,1)
PARENT 11830
}
TEXT 9799, 0, 0
{
TEXT "$#NAME"
RECT (2255,1030,2360,1059)
ALIGN 9
MARGINS (1,1)
PARENT 12313
}
TEXT 9807, 0, 0
{
TEXT "$#NAME"
RECT (2250,1071,2353,1100)
ALIGN 9
MARGINS (1,1)
PARENT 11833
}
NET BUS 9825, 0, 0
{
VARIABLES
{
#NAME="Digital(3:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 9828, 0, 0
INSTANCE 9830, 0, 0
{
VARIABLES
{
#COMPONENT="BusOutput"
#LIBRARY="#terminals"
#REFERENCE="Digital(3:0)"
#SYMBOL="BusOutput"
#VERILOG_TYPE="wire"
}
COORD (2870,340)
VERTEXES ( (2,11795) )
}
TEXT 9831, 0, 0
{
TEXT "$#REFERENCE"
RECT (2922,323,3066,358)
ALIGN 4
MARGINS (1,1)
PARENT 9830
}
INSTANCE 9835, 0, 0
{
VARIABLES
{
#COMPONENT="BusOutput"
#LIBRARY="#terminals"
#REFERENCE="LightOn(7:0)"
#SYMBOL="BusOutput"
#VERILOG_TYPE="wire"
}
COORD (2870,420)
VERTEXES ( (2,11071) )
}
TEXT 9836, 0, 0
{
TEXT "$#REFERENCE"
RECT (2922,403,3086,438)
ALIGN 4
MARGINS (1,1)
PARENT 9835
}
NET WIRE 9891, 0, 0
{
VARIABLES
{
#NAME="Clk1k"
}
}
NET BUS 10014, 0, 0
{
VARIABLES
{
#NAME="AHour12(4:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 10015, 0, 0
{
VARIABLES
{
#NAME="Hour(5:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 10016, 0, 0
{
VARIABLES
{
#NAME="Min(6:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 10017, 0, 0
{
VARIABLES
{
#NAME="Sec(6:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 10029, 0, 0
{
VARIABLES
{
#NAME="Hour12(4:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 10041, 0, 0
{
VARIABLES
{
#NAME="AHour(5:0)"
#VERILOG_TYPE="wire"
}
}
NET BUS 10042, 0, 0
{
VARIABLES
{
#NAME="AMin(6:0)"
#VERILOG_TYPE="wire"
}
}
NET WIRE 10167, 0, 0
{
VARIABLES
{
#NAME="IsFastAdjust"
}
}
TEXT 10194, 0, 0
{
TEXT "$#NAME"
RECT (2243,1110,2378,1139)
ALIGN 9
MARGINS (1,1)
PARENT 11836
}
NET WIRE 10234, 0, 0
{
VARIABLES
{
#NAME="Clk512Hz"
}
}
VTX 10894, 0, 0
{
COORD (1160,1570)
}
VTX 10895, 0, 0
{
COORD (1310,1570)
}
VTX 10896, 0, 0
{
COORD (1160,1490)
}
VTX 10897, 0, 0
{
COORD (1310,1490)
}
VTX 10898, 0, 0
{
COORD (1160,1610)
}
VTX 10899, 0, 0
{
COORD (1310,1610)
}
VTX 10900, 0, 0
{
COORD (1160,1530)
}
VTX 10901, 0, 0
{
COORD (1310,1530)
}
VTX 10904, 0, 0
{
COORD (1590,1690)
}
VTX 10905, 0, 0
{
COORD (1690,1690)
}
VTX 10911, 0, 0
{
COORD (1590,1490)
}
VTX 10913, 0, 0
{
COORD (1590,1530)
}
WIRE 10925, 0, 0
{
NET 1739
VTX 10894, 10895
VARIABLES
{
#NAMED="1"
}
}
BUS 10926, 0, 0
{
NET 944
VTX 10896, 10897
VARIABLES
{
#NAMED="1"
}
}
WIRE 10927, 0, 0
{
NET 1088
VTX 10898, 10899
VARIABLES
{
#NAMED="1"
}
}
BUS 10928, 0, 0
{
NET 4521
VTX 10900, 10901
VARIABLES
{
#NAMED="1"
}
}
WIRE 10932, 0, 0
{
NET 4249
VTX 10904, 10905
VARIABLES
{
#NAMED="1"
}
}
VTX 10948, 0, 0
{
COORD (2880,1370)
}
VTX 10949, 0, 0
{
COORD (1910,1530)
}
WIRE 10951, 0, 0
{
NET 5541
VTX 10949, 10913
VARIABLES
{
#NAMED="1"
}
}
VTX 10952, 0, 0
{
COORD (1910,1370)
}
WIRE 10953, 0, 0
{
NET 5541
VTX 10948, 10952
VARIABLES
{
#NAMED="1"
}
}
WIRE 10954, 0, 0
{
NET 5541
VTX 10952, 10949
}
VTX 10955, 0, 0
{
COORD (2880,1310)
}
VTX 10956, 0, 0
{
COORD (1860,1490)
}
WIRE 10958, 0, 0
{
NET 406
VTX 10956, 10911
VARIABLES
{
#NAMED="1"
}
}
VTX 10959, 0, 0
{
COORD (1860,1310)
}
WIRE 10960, 0, 0
{
NET 406
VTX 10955, 10959
VARIABLES
{
#NAMED="1"
}
}
WIRE 10961, 0, 0
{
NET 406
VTX 10959, 10956
}
VTX 10962, 0, 0
{
COORD (1590,1650)
}
VTX 10963, 0, 0
{
COORD (1690,1650)
}
BUS 10964, 0, 0
{
NET 10014
VTX 10962, 10963
VARIABLES
{
#NAMED="1"
}
}
VTX 11027, 0, 0
{
COORD (2250,340)
}
VTX 11028, 0, 0
{
COORD (2390,340)
}
VTX 11029, 0, 0
{
COORD (2250,380)
}
VTX 11030, 0, 0
{
COORD (2390,380)
}
VTX 11031, 0, 0
{
COORD (2250,460)
}
VTX 11032, 0, 0
{
COORD (2390,460)
}
VTX 11033, 0, 0
{
COORD (2250,420)
}
VTX 11034, 0, 0
{
COORD (2390,420)
}
VTX 11071, 0, 0
{
COORD (2870,420)
}
VTX 11072, 0, 0
{
COORD (2650,420)
}
BUS 11073, 0, 0
{
NET 944
VTX 11027, 11028
VARIABLES
{
#NAMED="1"
}
}
BUS 11074, 0, 0
{
NET 4521
VTX 11029, 11030
VARIABLES
{
#NAMED="1"
}
}
WIRE 11075, 0, 0
{
NET 3167
VTX 11031, 11032
VARIABLES
{
#NAMED="1"
}
}
WIRE 11076, 0, 0
{
NET 3180
VTX 11033, 11034
VARIABLES
{
#NAMED="1"
}
}
BUS 11127, 0, 0
{
NET 9828
VTX 11071, 11072
}
VTX 11243, 0, 0
{
COORD (2390,540)
}
VTX 11244, 0, 0
{
COORD (1890,350)
}
VTX 11247, 0, 0
{
COORD (2390,620)
}
VTX 11248, 0, 0
{
COORD (1890,430)
}
VTX 11249, 0, 0
{
COORD (2390,580)
}
VTX 11250, 0, 0
{
COORD (1890,390)
}
VTX 11251, 0, 0
{
COORD (2390,500)
}
VTX 11252, 0, 0
{
COORD (1890,310)
}
VTX 11255, 0, 0
{
COORD (2390,660)
}
VTX 11256, 0, 0
{
COORD (1890,470)
}
VTX 11257, 0, 0
{
COORD (2390,700)
}
VTX 11258, 0, 0
{
COORD (1890,510)
}
VTX 11259, 0, 0
{
COORD (2390,780)
}
VTX 11260, 0, 0
{
COORD (1890,590)
}
VTX 11261, 0, 0
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -