library verilog;use verilog.vl_types.all;entity muxewave is    generic(        period          : integer := 200;        duty_cycle      : real    := 0.500000;        offset          : integer := 0    );end muxewave;