library verilog;use verilog.vl_types.all;entity division is    port(        clk             : in     vl_logic;        rst_n           : in     vl_logic;        factor          : in     vl_logic_vector(11 downto 0);        tick_out        : out    vl_logic;        enable          : in     vl_logic    );end division;