?? main.map.smsg
字號:
Warning (10268): Verilog HDL information at datecontrol.v(24): Always Construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at fdiv.v(13): Always Construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at fdiv.v(27): Always Construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at fdiv.v(41): Always Construct contains both blocking and non-blocking assignments
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -