?? main.srr
字號:
*******************
Worst slack in design: 1.029
Requested Estimated Requested Estimated Clock Clock
Starting Clock Frequency Frequency Period Period Slack Type Group
---------------------------------------------------------------------------------------------------------------------------------------------
key_measure|cnt_inferred_clock[16] 100.0 MHz 775.9 MHz 10.000 1.289 8.711 inferred Inferred_clkgroup_0
key_measure|key_done_inferred_clock 100.0 MHz 243.6 MHz 10.000 4.105 5.895 inferred Inferred_clkgroup_1
main|PLL_25M_U0.clk_25m_inferred_clock 100.0 MHz 111.5 MHz 10.000 8.971 1.029 inferred Inferred_clkgroup_2
=============================================================================================================================================
Clock Relationships
*******************
Clocks | rise to rise | fall to fall | rise to fall | fall to rise
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting Ending | constraint slack | constraint slack | constraint slack | constraint slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
key_measure|cnt_inferred_clock[16] key_measure|cnt_inferred_clock[16] | 10.000 8.711 | No paths - | No paths - | No paths -
key_measure|key_done_inferred_clock key_measure|key_done_inferred_clock | 10.000 5.895 | No paths - | No paths - | No paths -
main|PLL_25M_U0.clk_25m_inferred_clock main|PLL_25M_U0.clk_25m_inferred_clock | 10.000 1.029 | No paths - | No paths - | No paths -
======================================================================================================================================================================
Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.
Interface Information
*********************
No IO constraint found
====================================
Detailed Report for Clock: key_measure|cnt_inferred_clock[16]
====================================
Starting Points with Worst Slack
********************************
Starting Arrival
Instance Reference Type Pin Net Time Slack
Clock
-----------------------------------------------------------------------------------------------------------
key_measure_0.dout1 key_measure|cnt_inferred_clock[16] DFN1 Q dout1 0.476 8.711
key_measure_0.dout2 key_measure|cnt_inferred_clock[16] DFN1 Q dout2 0.476 8.711
===========================================================================================================
Ending Points with Worst Slack
******************************
Starting Required
Instance Reference Type Pin Net Time Slack
Clock
------------------------------------------------------------------------------------------------------------
key_measure_0.dout2 key_measure|cnt_inferred_clock[16] DFN1 D dout1 9.590 8.711
key_measure_0.dout3 key_measure|cnt_inferred_clock[16] DFN1 D dout2 9.590 8.711
============================================================================================================
Worst Path Information
***********************
Path information for path number 1:
Requested Period: 10.000
- Setup time: 0.410
= Required time: 9.590
- Propagation time: 0.879
= Slack (non-critical) : 8.711
Number of logic level(s): 0
Starting point: key_measure_0.dout1 / Q
Ending point: key_measure_0.dout2 / D
The start point is clocked by key_measure|cnt_inferred_clock[16] [rising] on pin CLK
The end point is clocked by key_measure|cnt_inferred_clock[16] [rising] on pin CLK
Instance / Net Pin Pin Arrival No. of
Name Type Name Dir Delay Time Fan Out(s)
----------------------------------------------------------------------------------
key_measure_0.dout1 DFN1 Q Out 0.476 0.476 -
dout1 Net - - 0.402 - 2
key_measure_0.dout2 DFN1 D In - 0.879 -
==================================================================================
Total path delay (propagation time + setup) of 1.289 is 0.886(68.8%) logic and 0.402(31.2%) route.
====================================
Detailed Report for Clock: key_measure|key_done_inferred_clock
====================================
Starting Points with Worst Slack
********************************
Starting Arrival
Instance Reference Type Pin Net Time Slack
Clock
-------------------------------------------------------------------------------------------------------------------------
key_measure_0.key_temp[1] key_measure|key_done_inferred_clock DFN1C1 Q key_out[1] 0.476 5.895
key_measure_0.key_temp[2] key_measure|key_done_inferred_clock DFN1C1 Q key_out[2] 0.476 6.004
key_measure_0.key_temp[0] key_measure|key_done_inferred_clock DFN1C1 Q key_out[0] 0.476 6.100
key_measure_0.key_temp[3] key_measure|key_done_inferred_clock DFN1C1 Q key_out[3] 0.476 6.710
=========================================================================================================================
Ending Points with Worst Slack
******************************
Starting Required
Instance Reference Type Pin Net Time Slack
Clock
-----------------------------------------------------------------------------------------------------------------------------
key_measure_0.key_temp[3] key_measure|key_done_inferred_clock DFN1C1 D key_temp_5[3] 9.590 5.895
key_measure_0.key_temp[2] key_measure|key_done_inferred_clock DFN1C1 D I_9_0 9.590 6.678
key_measure_0.key_temp[1] key_measure|key_done_inferred_clock DFN1C1 D I_5_0 9.690 7.033
key_measure_0.key_temp[0] key_measure|key_done_inferred_clock DFN1C1 D I_4 9.590 7.458
=============================================================================================================================
Worst Path Information
***********************
Path information for path number 1:
Requested Period: 10.000
- Setup time: 0.410
= Required time: 9.590
- Propagation time: 3.696
= Slack (non-critical) : 5.895
Number of logic level(s): 3
Starting point: key_measure_0.key_temp[1] / Q
Ending point: key_measure_0.key_temp[3] / D
The start point is clocked by key_measure|key_done_inferred_clock [rising] on pin CLK
The end point is clocked by key_measure|key_done_inferred_clock [rising] on pin CLK
Instance / Net Pin Pin Arrival No. of
Name Type Name Dir Delay Time Fan Out(s)
------------------------------------------------------------------------------------------------
key_measure_0.key_temp[1] DFN1C1 Q Out 0.476 0.476 -
key_out[1] Net - - 1.261 - 8
key_measure_0.un6_key_temp.I_12 AND3 B In - 1.737 -
key_measure_0.un6_key_temp.I_12 AND3 Y Out 0.469 2.206 -
N_4_0 Net - - 0.239 - 1
key_measure_0.un6_key_temp.I_13 XOR2 A In - 2.445 -
key_measure_0.un6_key_temp.I_13 XOR2 Y Out 0.313 2.758 -
I_13_0 Net - - 0.239 - 1
key_measure_0.key_temp_5[3] NOR2A A In - 2.997 -
key_measure_0.key_temp_5[3] NOR2A Y Out 0.460 3.456 -
key_temp_5[3] Net - - 0.239 - 1
key_measure_0.key_temp[3] DFN1C1 D In - 3.696 -
================================================================================================
Total path delay (propagation time + setup) of 4.105 is 2.127(51.8%) logic and 1.978(48.2%) route.
====================================
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -