?? rom.vhd
字號:
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rom is
port(addr:in std_logic_vector(3 downto 0);------地址選擇信號
en:in std_logic;---------------------------使能端
data:out std_logic_vector(7 downto 0));----數據輸出端
end;
architecture one of rom is
type memory is array(0 to 15)of std_logic_vector(7 downto 0);---定義數據類型
signal data1:memory:=("10101001","11111101","11101001","11011100",--數據
"10111001","11000010","11000101","00000100",
"11101100","10001010","11001111","00110100",
"11000001","10011111","10100101","01011100");
signal addr1:integer range 0 to 15;
begin
addr1<=conv_integer(addr);-----二進制到十進制的轉換
process(en,addr1,addr,data1)
begin
if en='1' then
data<=data1(addr1);
else
data<=(others=>'Z');
end if;
end process;
end;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -