-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_LL[6] is VGAsignal:inst1|LL[6]
--operation mode is normal

B1_LL[6]_lut_out = B1L55 & (!B1L9 # !B1_LL[0] # !B1L8);
B1_LL[6] = DFFEAS(B1_LL[6]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1_LL[5] is VGAsignal:inst1|LL[5]
--operation mode is normal

B1_LL[5]_lut_out = B1L57 & (!B1L9 # !B1_LL[0] # !B1L8);
B1_LL[5] = DFFEAS(B1_LL[5]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1_LL[4] is VGAsignal:inst1|LL[4]
--operation mode is normal

B1_LL[4]_lut_out = B1L59;
B1_LL[4] = DFFEAS(B1_LL[4]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1_LL[7] is VGAsignal:inst1|LL[7]
--operation mode is normal

B1_LL[7]_lut_out = B1L61 & (!B1L9 # !B1_LL[0] # !B1L8);
B1_LL[7] = DFFEAS(B1_LL[7]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1L34 is VGAsignal:inst1|GRBY[2]~813
--operation mode is normal

B1L34 = B1_LL[6] & B1_LL[5] & B1_LL[4] & B1_LL[7];


--B1_LL[3] is VGAsignal:inst1|LL[3]
--operation mode is normal

B1_LL[3]_lut_out = B1L63;
B1_LL[3] = DFFEAS(B1_LL[3]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1L35 is VGAsignal:inst1|GRBY[2]~814
--operation mode is normal

B1L35 = !B1_LL[4] # !B1_LL[5] # !B1_LL[3] # !B1_LL[6];


--B1_LL[8] is VGAsignal:inst1|LL[8]
--operation mode is normal

B1_LL[8]_lut_out = B1L65 & (!B1L9 # !B1_LL[0] # !B1L8);
B1_LL[8] = DFFEAS(B1_LL[8]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1L36 is VGAsignal:inst1|GRBY[2]~815
--operation mode is normal

B1L36 = !B1_LL[8] & (B1L34 # B1L35 & !B1_LL[7]);


--B1L39 is VGAsignal:inst1|GRBY~816
--operation mode is normal

B1L39 = !B1_LL[3] & !B1_LL[4] # !B1_LL[5] # !B1_LL[6];


--B1L37 is VGAsignal:inst1|GRBY[2]~817
--operation mode is normal

B1L37 = B1L36 # B1_LL[8] & B1L39 & !B1_LL[7];


--B1_CC[2] is VGAsignal:inst1|CC[2]
--operation mode is normal

B1_CC[2]_lut_out = B1L66 & (!B1L10);
B1_CC[2] = DFFEAS(B1_CC[2]_lut_out, B1_FS[5], VCC, , , , , , );


--B1_CC[3] is VGAsignal:inst1|CC[3]
--operation mode is normal

B1_CC[3]_lut_out = B1L68 & (!B1L10);
B1_CC[3] = DFFEAS(B1_CC[3]_lut_out, B1_FS[5], VCC, , , , , , );


--B1_CC[1] is VGAsignal:inst1|CC[1]
--operation mode is normal

B1_CC[1]_lut_out = B1L70 & (!B1L10);
B1_CC[1] = DFFEAS(B1_CC[1]_lut_out, B1_FS[5], VCC, , , , , , );


--B1_CC[4] is VGAsignal:inst1|CC[4]
--operation mode is normal

B1_CC[4]_lut_out = B1L72 & (!B1L10);
B1_CC[4] = DFFEAS(B1_CC[4]_lut_out, B1_FS[5], VCC, , , , , , );


--B1L26 is VGAsignal:inst1|GRBX[2]~516
--operation mode is normal

B1L26 = B1_CC[2] & !B1_CC[4] & (B1_CC[3] # !B1_CC[1]) # !B1_CC[2] & !B1_CC[3] & (!B1_CC[4] # !B1_CC[1]);


--B1_MMD[0] is VGAsignal:inst1|MMD[0]
--operation mode is normal

B1_MMD[0]_lut_out = !B1_MMD[1] & !B1_MMD[0];
B1_MMD[0] = DFFEAS(B1_MMD[0]_lut_out, reset, VCC, , , , , , );


--B1_MMD[1] is VGAsignal:inst1|MMD[1]
--operation mode is normal

B1_MMD[1]_lut_out = B1_MMD[0] & (!B1_MMD[1]);
B1_MMD[1] = DFFEAS(B1_MMD[1]_lut_out, reset, VCC, , , , , , );


--B1L21 is VGAsignal:inst1|GRBP[2]~752
--operation mode is normal

B1L21 = B1L37 & (B1_MMD[1] $ (B1L26 # B1_MMD[0])) # !B1L37 & B1L26 & !B1_MMD[0];


--B1L8 is VGAsignal:inst1|Equal~222
--operation mode is normal

B1L8 = B1_LL[6] & B1_LL[5] & B1_LL[8] & B1_LL[7];


--B1L50 is VGAsignal:inst1|LessThan~988
--operation mode is normal

B1L50 = B1_CC[4] & B1_CC[3];


--B1_R is VGAsignal:inst1|R
--operation mode is normal

B1_R = !B1L8 & !B1L50 & (reset $ B1L21);


--B1L38 is VGAsignal:inst1|GRBY[3]~818
--operation mode is normal

B1L38 = !B1_LL[8] & !B1L34;


--B1L27 is VGAsignal:inst1|GRBX[3]~517
--operation mode is normal

B1L27 = !B1_CC[4] & (!B1_CC[2] # !B1_CC[3]);


--B1L22 is VGAsignal:inst1|GRBP[3]~753
--operation mode is normal

B1L22 = B1L38 & (B1_MMD[1] $ (B1L27 # B1_MMD[0])) # !B1L38 & B1L27 & !B1_MMD[0];


--B1_G is VGAsignal:inst1|G
--operation mode is normal

B1_G = !B1L8 & !B1L50 & (reset $ B1L22);


--B1_LL[2] is VGAsignal:inst1|LL[2]
--operation mode is normal

B1_LL[2]_lut_out = B1L73;
B1_LL[2] = DFFEAS(B1_LL[2]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1L28 is VGAsignal:inst1|GRBY[1]~819
--operation mode is normal

B1L28 = B1_LL[3] & (B1_LL[2] # B1_LL[6] # B1_LL[7]) # !B1_LL[3] & B1_LL[7] & (B1_LL[2] # B1_LL[6]);


--B1L29 is VGAsignal:inst1|GRBY[1]~820
--operation mode is normal

B1L29 = B1_LL[6] $ (!B1L28 # !B1_LL[4] # !B1_LL[5]);


--B1L30 is VGAsignal:inst1|GRBY[1]~821
--operation mode is normal

B1L30 = !B1_LL[7] & !B1L39;


--B1L31 is VGAsignal:inst1|GRBY[1]~822
--operation mode is normal

B1L31 = B1_LL[3] & !B1_LL[7] & !B1_LL[2] # !B1_LL[3] & (!B1_LL[2] # !B1_LL[7]);


--B1L32 is VGAsignal:inst1|GRBY[1]~823
--operation mode is normal

B1L32 = !B1_LL[6] & (B1L31 & !B1_LL[4] # !B1_LL[5]);


--B1L33 is VGAsignal:inst1|GRBY[1]~824
--operation mode is normal

B1L33 = B1_LL[8] & (B1L30 # B1L32) # !B1_LL[8] & B1L29;


--B1_CC[0] is VGAsignal:inst1|CC[0]
--operation mode is normal

B1_CC[0]_lut_out = B1L75;
B1_CC[0] = DFFEAS(B1_CC[0]_lut_out, B1_FS[5], VCC, , , , , , );


--B1L23 is VGAsignal:inst1|GRBX[1]~518
--operation mode is normal

B1L23 = B1_CC[3] $ (B1_CC[1] & !B1_CC[4]);


--B1L24 is VGAsignal:inst1|GRBX[1]~519
--operation mode is normal

B1L24 = B1_CC[1] & B1_CC[3] # !B1_CC[1] & (B1_CC[4]);


--B1L25 is VGAsignal:inst1|GRBX[1]~520
--operation mode is normal

B1L25 = B1_CC[0] & !B1L24 & (B1_CC[2] $ !B1L23) # !B1_CC[0] & (B1L24 $ (B1L23 # !B1_CC[2]));


--B1L20 is VGAsignal:inst1|GRBP[1]~754
--operation mode is normal

B1L20 = B1L33 & (B1_MMD[1] $ (B1L25 # B1_MMD[0])) # !B1L33 & B1L25 & !B1_MMD[0];


--B1_B is VGAsignal:inst1|B
--operation mode is normal

B1_B = !B1L8 & !B1L50 & (reset $ B1L20);


--B1L55 is VGAsignal:inst1|add~329
--operation mode is arithmetic

B1L55_carry_eqn = B1L58;
B1L55 = B1_LL[6] $ (!B1L55_carry_eqn);

--B1L56 is VGAsignal:inst1|add~331
--operation mode is arithmetic

B1L56 = CARRY(B1_LL[6] & (!B1L58));


--B1_LL[0] is VGAsignal:inst1|LL[0]
--operation mode is normal

B1_LL[0]_lut_out = B1L77;
B1_LL[0] = DFFEAS(B1_LL[0]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1_LL[1] is VGAsignal:inst1|LL[1]
--operation mode is normal

B1_LL[1]_lut_out = B1L79 & (!B1L9 # !B1_LL[0] # !B1L8);
B1_LL[1] = DFFEAS(B1_LL[1]_lut_out, !B1_CC[4], VCC, , , , , , );


--B1L9 is VGAsignal:inst1|Equal~223
--operation mode is normal

B1L9 = !B1_LL[3] & !B1_LL[4] & !B1_LL[2] & !B1_LL[1];


--B1L57 is VGAsignal:inst1|add~334
--operation mode is arithmetic

B1L57_carry_eqn = B1L60;
B1L57 = B1_LL[5] $ (B1L57_carry_eqn);

--B1L58 is VGAsignal:inst1|add~336
--operation mode is arithmetic

B1L58 = CARRY(!B1L60 # !B1_LL[5]);


--B1L59 is VGAsignal:inst1|add~339
--operation mode is arithmetic

B1L59_carry_eqn = B1L64;
B1L59 = B1_LL[4] $ (!B1L59_carry_eqn);

--B1L60 is VGAsignal:inst1|add~341
--operation mode is arithmetic

B1L60 = CARRY(B1_LL[4] & (!B1L64));


--B1L61 is VGAsignal:inst1|add~344
--operation mode is arithmetic

B1L61_carry_eqn = B1L56;
B1L61 = B1_LL[7] $ (B1L61_carry_eqn);

--B1L62 is VGAsignal:inst1|add~346
--operation mode is arithmetic

B1L62 = CARRY(!B1L56 # !B1_LL[7]);


--B1L63 is VGAsignal:inst1|add~349
--operation mode is arithmetic

B1L63_carry_eqn = B1L74;
B1L63 = B1_LL[3] $ (B1L63_carry_eqn);

--B1L64 is VGAsignal:inst1|add~351
--operation mode is arithmetic

B1L64 = CARRY(!B1L74 # !B1_LL[3]);


--B1L65 is VGAsignal:inst1|add~354
--operation mode is normal

B1L65_carry_eqn = B1L62;
B1L65 = B1_LL[8] $ (!B1L65_carry_eqn);


--B1L66 is VGAsignal:inst1|add~359
--operation mode is arithmetic

B1L66_carry_eqn = B1L71;
B1L66 = B1_CC[2] $ (!B1L66_carry_eqn);

--B1L67 is VGAsignal:inst1|add~361
--operation mode is arithmetic

B1L67 = CARRY(B1_CC[2] & (!B1L71));


--B1L10 is VGAsignal:inst1|Equal~224
--operation mode is normal

B1L10 = B1_CC[2] & B1L50 & B1_CC[0] & !B1_CC[1];


--B1_FS[5] is VGAsignal:inst1|FS[5]
--operation mode is normal

B1_FS[5]_lut_out = B1L81 & (B1_FS[0] # !B1_FS[1] # !B1L11);
B1_FS[5] = DFFEAS(B1_FS[5]_lut_out, clk, VCC, , , , , , );


--B1L68 is VGAsignal:inst1|add~364
--operation mode is arithmetic

B1L68_carry_eqn = B1L67;
B1L68 = B1_CC[3] $ (B1L68_carry_eqn);

--B1L69 is VGAsignal:inst1|add~366
--operation mode is arithmetic

B1L69 = CARRY(!B1L67 # !B1_CC[3]);


--B1L70 is VGAsignal:inst1|add~369
--operation mode is arithmetic

B1L70_carry_eqn = B1L76;
B1L70 = B1_CC[1] $ (B1L70_carry_eqn);

--B1L71 is VGAsignal:inst1|add~371
--operation mode is arithmetic

B1L71 = CARRY(!B1L76 # !B1_CC[1]);


--B1L72 is VGAsignal:inst1|add~374
--operation mode is normal

B1L72_carry_eqn = B1L69;
B1L72 = B1_CC[4] $ (!B1L72_carry_eqn);


--B1L73 is VGAsignal:inst1|add~379
--operation mode is arithmetic

B1L73_carry_eqn = B1L80;
B1L73 = B1_LL[2] $ (!B1L73_carry_eqn);

--B1L74 is VGAsignal:inst1|add~381
--operation mode is arithmetic

B1L74 = CARRY(B1_LL[2] & (!B1L80));


--B1L75 is VGAsignal:inst1|add~384
--operation mode is arithmetic

B1L75 = !B1_CC[0];

--B1L76 is VGAsignal:inst1|add~386
--operation mode is arithmetic

B1L76 = CARRY(B1_CC[0]);


--B1L77 is VGAsignal:inst1|add~389
--operation mode is arithmetic

B1L77 = !B1_LL[0];

--B1L78 is VGAsignal:inst1|add~391
--operation mode is arithmetic

B1L78 = CARRY(B1_LL[0]);


--B1L79 is VGAsignal:inst1|add~394
--operation mode is arithmetic

B1L79_carry_eqn = B1L78;
B1L79 = B1_LL[1] $ (B1L79_carry_eqn);

--B1L80 is VGAsignal:inst1|add~396
--operation mode is arithmetic

B1L80 = CARRY(!B1L78 # !B1_LL[1]);


--B1L81 is VGAsignal:inst1|add~399
--operation mode is normal

B1L81_carry_eqn = B1L83;
B1L81 = B1_FS[5] $ (B1L81_carry_eqn);


--B1_FS[0] is VGAsignal:inst1|FS[0]
--operation mode is normal

B1_FS[0]_lut_out = B1L84 & (B1_FS[0] # !B1_FS[1] # !B1L11);
B1_FS[0] = DFFEAS(B1_FS[0]_lut_out, clk, VCC, , , , , , );


--B1_FS[4] is VGAsignal:inst1|FS[4]
--operation mode is normal

B1_FS[4]_lut_out = B1L82 & (B1_FS[0] # !B1_FS[1] # !B1L11);
B1_FS[4] = DFFEAS(B1_FS[4]_lut_out, clk, VCC, , , , , , );


--B1_FS[3] is VGAsignal:inst1|FS[3]
--operation mode is normal

B1_FS[3]_lut_out = B1L86;
B1_FS[3] = DFFEAS(B1_FS[3]_lut_out, clk, VCC, , , , , , );


--B1_FS[2] is VGAsignal:inst1|FS[2]
--operation mode is normal

B1_FS[2]_lut_out = B1L88;
B1_FS[2] = DFFEAS(B1_FS[2]_lut_out, clk, VCC, , , , , , );


--B1L11 is VGAsignal:inst1|Equal~227
--operation mode is normal

B1L11 = B1_FS[5] & B1_FS[4] & !B1_FS[3] & !B1_FS[2];


--B1_FS[1] is VGAsignal:inst1|FS[1]
--operation mode is normal

B1_FS[1]_lut_out = B1L90 & (B1_FS[0] # !B1_FS[1] # !B1L11);
B1_FS[1] = DFFEAS(B1_FS[1]_lut_out, clk, VCC, , , , , , );


--B1L82 is VGAsignal:inst1|add~404
--operation mode is arithmetic

B1L82_carry_eqn = B1L87;
B1L82 = B1_FS[4] $ (!B1L82_carry_eqn);

--B1L83 is VGAsignal:inst1|add~406
--operation mode is arithmetic

B1L83 = CARRY(B1_FS[4] & (!B1L87));


--B1L84 is VGAsignal:inst1|add~409
--operation mode is arithmetic

B1L84 = !B1_FS[0];

--B1L85 is VGAsignal:inst1|add~411
--operation mode is arithmetic

B1L85 = CARRY(B1_FS[0]);


--B1L86 is VGAsignal:inst1|add~414
--operation mode is arithmetic

B1L86_carry_eqn = B1L89;
B1L86 = B1_FS[3] $ (B1L86_carry_eqn);

--B1L87 is VGAsignal:inst1|add~416
--operation mode is arithmetic

B1L87 = CARRY(!B1L89 # !B1_FS[3]);


--B1L88 is VGAsignal:inst1|add~419
--operation mode is arithmetic

B1L88_carry_eqn = B1L91;
B1L88 = B1_FS[2] $ (!B1L88_carry_eqn);

--B1L89 is VGAsignal:inst1|add~421
--operation mode is arithmetic

B1L89 = CARRY(B1_FS[2] & (!B1L91));


--B1L90 is VGAsignal:inst1|add~424
--operation mode is arithmetic

B1L90_carry_eqn = B1L85;
B1L90 = B1_FS[1] $ (B1L90_carry_eqn);

--B1L91 is VGAsignal:inst1|add~426
--operation mode is arithmetic

B1L91 = CARRY(!B1L85 # !B1_FS[1]);


--reset is reset
--operation mode is input

reset = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--r is r
--operation mode is output

r = OUTPUT(B1_R);


--g is g
--operation mode is output

g = OUTPUT(B1_G);


--b is b
--operation mode is output

b = OUTPUT(B1_B);


--HS is HS
--operation mode is output

HS = OUTPUT(!B1L50);


--VS is VS
--operation mode is output

VS = OUTPUT(!B1L8);