?? dds_top.mdl
字號:
ExtModeMexFile "ext_comm"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
GenerateASAP2 off
}
PropName "Components"
}
}
PropName "Components"
}
Name "Configuration"
SimulationMode "normal"
CurrentDlgPage "Solver"
}
PropName "ConfigurationSets"
}
Simulink.ConfigSet {
$PropName "ActiveConfigurationSet"
$ObjectID 1
}
BlockDefaults {
Orientation "right"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
ShowName on
}
BlockParameterDefaults {
Block {
BlockType Constant
}
Block {
BlockType Inport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchByCopyingInsideSignal off
Interpolate on
}
Block {
BlockType Outport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType Scope
ModelBased off
TickLabels "OneTimeTick"
ZoomMode "on"
Grid "on"
TimeRange "auto"
YMin "-5"
YMax "5"
SaveToWorkspace off
SaveName "ScopeData"
LimitDataPoints on
MaxDataPoints "5000"
Decimation "1"
SampleInput off
SampleTime "-1"
}
Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts "[]"
}
Block {
BlockType SubSystem
ShowPortLabels on
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
}
LineDefaults {
FontName "Arial"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "dds_top"
Location [120, 78, 1022, 717]
Open on
ModelBrowserVisibility on
ModelBrowserWidth 118
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "Aword"
Description "Sign Binary Fractionnal"
Ports [1, 1]
Position [155, 147, 220, 163]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/Input"
SourceType "AltBus AlteraBlockSet"
sgn "Unsigned Integer"
nodetype "Input Port"
bwl "10"
bwr "0"
sat off
rnd off
bp off
mask_cst "0"
LocPin "any"
cst "0"
modulename "Aword"
ppat "D:\\my_eda3\\DDS\\DSPBuilder_dds_top"
nSgCpl "1"
SIGNALCOMPILER_PARAMS "sgn;Unsigned Integer;nodetype;Input Port;bwl;10"
";bwr;0;sat;off;rnd;off;cst;0;LocPin;any;"
}
Block {
BlockType Constant
Name "Constant"
Position [30, 76, 105, 94]
Value "0"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "inf"
FramePeriod "inf"
}
Block {
BlockType Constant
Name "Constant1"
Position [30, 110, 105, 130]
Value "8000000"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "inf"
FramePeriod "inf"
}
Block {
BlockType Constant
Name "Constant2"
Position [30, 145, 105, 165]
Value "100"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "inf"
FramePeriod "inf"
}
Block {
BlockType Reference
Name "Fword"
Description "Sign Binary Fractionnal"
Ports [1, 1]
Position [155, 112, 220, 128]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/Input"
SourceType "AltBus AlteraBlockSet"
sgn "Unsigned Integer"
nodetype "Input Port"
bwl "32"
bwr "0"
sat off
rnd off
bp off
mask_cst "0"
LocPin "any"
cst "0"
modulename "Fword"
ppat "D:\\my_eda3\\DDS\\DSPBuilder_dds_top"
nSgCpl "1"
SIGNALCOMPILER_PARAMS "sgn;Unsigned Integer;nodetype;Input Port;bwl;32"
";bwr;0;sat;off;rnd;off;cst;0;LocPin;any;"
}
Block {
BlockType Reference
Name "Pword"
Description "Sign Binary Fractionnal"
Ports [1, 1]
Position [155, 77, 220, 93]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/Input"
SourceType "AltBus AlteraBlockSet"
sgn "Unsigned Integer"
nodetype "Input Port"
bwl "8"
bwr "0"
sat off
rnd off
bp off
mask_cst "0"
LocPin "any"
cst "0"
modulename "Pword"
ppat "D:\\my_eda3\\DDS\\DSPBuilder_dds_top"
nSgCpl "1"
SIGNALCOMPILER_PARAMS "sgn;Unsigned Integer;nodetype;Input Port;bwl;8;"
"bwr;0;sat;off;rnd;off;cst;0;LocPin;any;"
}
Block {
BlockType Scope
Name "Scope"
Ports [1]
Position [505, 104, 535, 136]
Floating off
Location [146, 359, 842, 575]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
YMin "-20"
YMax "120"
DataFormat "StructureWithTime"
SampleTime "0"
}
Block {
BlockType Reference
Name "SignalCompiler"
Ports []
Position [414, 18, 483, 65]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/SignalCompiler"
SourceType "SignalCompiler"
family "Stratix"
opt "Balanced"
synthtool "Others"
vstim on
SynthAct "None"
workdir "D:\\my_eda3\\DDS"
Procetype "prod"
UseReset on
ResetPin "Active High"
ClockPin "Output to Pin"
ClockPeriod "20"
UseSignalTap off
CreatePtfFile off
SignalTapDepth "128"
VerilogSupport off
UniqueVHDLHierarchyName off
RegenerateIPFunctionalModel off
RunUpdatedSimulation off
JTAGCable "USB-Blaster [USB-0]"
dspb_ver "6.1"
}
Block {
BlockType Reference
Name "Sout"
Description "Sign Binary Fractionnal"
Ports [1, 1]
Position [400, 112, 465, 128]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/Output"
SourceType "AltBus AlteraBlockSet"
sgn "Unsigned Integer"
nodetype "Output Port"
bwl "10"
bwr "0"
sat off
rnd off
bp off
mask_cst "0"
LocPin "any"
cst "0"
modulename "Output"
nSgCpl "0"
SIGNALCOMPILER_PARAMS "sgn;Unsigned Integer;nodetype;Output Port;bwl;1"
"0;bwr;0;sat;off;rnd;off;cst;0;LocPin;any;"
}
Block {
BlockType SubSystem
Name "dds"
Ports [3, 1]
Position [265, 64, 355, 176]
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
FunctionWithSeparateData off
MaskHideContents off
MaskType "SubSystem AlteraBlockSet"
MaskIconFrame on
MaskIconOpaque on
MaskIconRotate "none"
MaskIconUnits "autoscale"
System {
Name "dds"
Location [144, 83, 996, 722]
Open off
ModelBrowserVisibility on
ModelBrowserWidth 160
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
Block {
BlockType Inport
Name "P[7:0]"
Position [130, 63, 160, 77]
IconDisplay "Port number"
}
Block {
BlockType Inport
Name "F[31:0]"
Position [125, 208, 155, 222]
Port "2"
IconDisplay "Port number"
}
Block {
BlockType Inport
Name "A[9:0]"
Position [135, 408, 165, 422]
Port "3"
IconDisplay "Port number"
}
Block {
BlockType Reference
Name "AltBus"
Description "Sign Binary Fractionnal"
Ports [1, 1]
Position [485, 187, 550, 203]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/AltBus"
SourceType "AltBus AlteraBlockSet"
sgn "Unsigned Integer"
nodetype "Internal Node"
bwl "32"
bwr "0"
sat off
rnd off
bp off
mask_cst "0"
LocPin "any"
cst "0"
modulename "AltBus"
ppat "d:\\dspbuilder\\Altlib\\DSPBuilder_allblock"
"s_alteradspbuilder"
nSgCpl "0"
SIGNALCOMPILER_PARAMS "sgn;Unsigned Integer;nodetype;Internal Node"
";bwl;32;bwr;0;sat;off;rnd;off;cst;0;LocPin;any;"
}
Block {
BlockType Reference
Name "Aword"
Description "Sign Binary Fractionnal"
Ports [1, 1]
Position [215, 407, 280, 423]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder/Input"
SourceType "AltBus AlteraBlockSet"
sgn "Unsigned Integer"
nodetype "Input Port"
bwl "10"
bwr "0"
sat off
rnd off
bp off
mask_cst "0"
LocPin "any"
cst "0"
modulename "Aword"
ppat "d:\\dspbuilder\\Altlib\\DSPBuilder_allblock"
"s_alteradspbuilder"
nSgCpl "0"
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -