Project Information                                    d:\cpld(huaqi)\test.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 10/22/2004 11:24:40

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

test      EPM3064ALC44-4   8        7        0      52      8           81 %

User Pins:                 8        7        0  



Project Information                                    d:\cpld(huaqi)\test.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|LAT_RECEIVE:37|:5' stuck at GND
Warning: Flipflop '|LAT_RECEIVE:37|:6' stuck at GND
Warning: Flipflop '|LAT_RECEIVE:37|:7' stuck at GND
Warning: Flipflop '|LAT_RECEIVE:37|:11' stuck at GND
Warning: Flipflop '|LAT_RECEIVE:37|:8' stuck at GND
Warning: Flipflop '|LAT_RECEIVE:37|:9' stuck at GND
Warning: Flipflop '|LAT_RECEIVE:37|:10' stuck at GND


Project Information                                    d:\cpld(huaqi)\test.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'in_clk' chosen for auto global Clock


Project Information                                    d:\cpld(huaqi)\test.rpt

** FILE HIERARCHY **



|single_send:35|
|single_send:1|
|single_send:12|
|single_send:23|
|single_send:24|
|single_receive:22|
|single_receive:2|
|single_receive:11|
|single_receive:21|
|lat_receive:37|
|lat_receive:37|lpm_add_sub:488|
|lat_receive:37|lpm_add_sub:488|addcore:adder|
|lat_receive:37|lpm_add_sub:488|addcore:adder|addcore:adder1|
|lat_receive:37|lpm_add_sub:488|addcore:adder|addcore:adder0|
|lat_receive:37|lpm_add_sub:488|altshift:result_ext_latency_ffs|
|lat_receive:37|lpm_add_sub:488|altshift:carry_ext_latency_ffs|
|lat_receive:37|lpm_add_sub:488|altshift:oflow_ext_latency_ffs|
|ldd_receive:38|
|ldd_receive:38|lpm_add_sub:122|
|ldd_receive:38|lpm_add_sub:122|addcore:adder|
|ldd_receive:38|lpm_add_sub:122|addcore:adder|addcore:adder1|
|ldd_receive:38|lpm_add_sub:122|addcore:adder|addcore:adder0|
|ldd_receive:38|lpm_add_sub:122|altshift:result_ext_latency_ffs|
|ldd_receive:38|lpm_add_sub:122|altshift:carry_ext_latency_ffs|
|ldd_receive:38|lpm_add_sub:122|altshift:oflow_ext_latency_ffs|
|ldd_send:39|


Device-Specific Information:                           d:\cpld(huaqi)\test.rpt
test

***** Logic for device 'test' compiled without errors.




Device: EPM3064ALC44-4

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF

                    l                    R  R  
                    a                    E  E  
              c  g  t  V           i     S  S  
              l  _  _  C           n     E  E  
              k  d  d  C           _     R  R  
              5  a  a  I  G  G  G  c  G  V  V  
              0  t  t  N  N  N  N  l  N  E  E  
              M  a  a  T  D  D  D  k  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    #TDI |  7                                39 | RESERVED 
 oe_data |  8                                38 | #TDO 
ldd_data |  9                                37 | RESERVED 
     GND | 10                                36 | GND 
  b_data | 11                                35 | VCCIO 
  r_data | 12         EPM3064ALC44-4         34 | RESERVED 
    #TMS | 13                                33 | out_ldd 
RESERVED | 14                                32 | #TCK 
   VCCIO | 15                                31 | RESERVED 
   out_r | 16                                30 | GND 
     GND | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              o  o  R  o  G  V  o  o  R  R  R  
              u  u  E  u  N  C  u  u  E  E  E  
              t  t  S  t  D  C  t  t  S  S  S  
              _  _  E  _     I  _  _  E  E  E  
              o  g  R  b     N  r  l  R  R  R  
              e     V        T  c  a  V  V  V  
                    E           l  t  E  E  E  
                    D           k     D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                           d:\cpld(huaqi)\test.rpt
test

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     4/16( 25%)   8/ 8(100%)   0/16(  0%)   6/36( 16%) 
B:    LC17 - LC32    16/16(100%)   5/ 7( 71%)   0/16(  0%)  26/36( 72%) 
C:    LC33 - LC48    16/16(100%)   3/ 8( 37%)   6/16( 37%)  13/36( 36%) 
D:    LC49 - LC64    16/16(100%)   2/ 7( 28%)   2/16( 12%)  14/36( 38%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            18/30     ( 60%)
Total logic cells used:                         52/64     ( 81%)
Total shareable expanders used:                  8/64     ( 12%)
Total Turbo logic cells used:                   52/64     ( 81%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  4.46
Total fan-in:                                   232

Total input pins required:                       8
Total output pins required:                      7
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     52
Total flipflops required:                       49
Total product terms required:                  132
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           8

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:                           d:\cpld(huaqi)\test.rpt
test

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  11    (3)  (A)      INPUT               0      0   0    0    0    0    1  b_data
   6   (11)  (A)      INPUT               0      0   0    0    0    0    1  clk50M
   5   (14)  (A)      INPUT               0      0   0    0    0    0    1  g_data
  43      -   -       INPUT  G            0      0   0    0    0    0    0  in_clk
   4   (16)  (A)      INPUT               0      0   0    0    0    0    1  lat_data
   9    (4)  (A)      INPUT               0      0   0    0    0    0   11  ldd_data
   8    (5)  (A)      INPUT               0      0   0    0    0    0    1  oe_data
  12    (1)  (A)      INPUT               0      0   0    0    0    0    1  r_data


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                           d:\cpld(huaqi)\test.rpt
test

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  21     17    B         FF      t        0      0   0    0    4    1    0  out_b
  19     20    B         FF      t        0      0   0    0    4    1    0  out_g
  25     35    C         FF      t        0      0   0    0    4    1    4  out_lat (|LAT_RECEIVE:37|:19)
  33     49    D     OUTPUT      t        0      0   0    0   10    0    0  out_ldd
  18     21    B         FF      t        0      0   0    0    4    1    0  out_oe
  16     25    B         FF      t        0      0   0    0    4    1    0  out_r
  24     33    C         FF   +  t        5      0   0    0    5    6   10  out_rclk (|LAT_RECEIVE:37|:16)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                           d:\cpld(huaqi)\test.rpt
test

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     47    C       SOFT      t        0      0   0    0    2    0    1  |LAT_RECEIVE:37|LPM_ADD_SUB:488|addcore:adder|addcore:adder0|result_node1
 (31)    46    C       SOFT      t        0      0   0    0    3    0    1  |LAT_RECEIVE:37|LPM_ADD_SUB:488|addcore:adder|addcore:adder0|result_node2
   -     43    C       DFFE   +  t        1      0   0    0    5    1    4  |LAT_RECEIVE:37|count3 (|LAT_RECEIVE:37|:12)
   -     42    C       DFFE   +  t        0      0   0    0    4    1    5  |LAT_RECEIVE:37|count2 (|LAT_RECEIVE:37|:13)
 (27)    37    C       DFFE   +  t        0      0   0    0    4    1    3  |LAT_RECEIVE:37|count1 (|LAT_RECEIVE:37|:14)
   -     38    C       DFFE   +  t        0      0   0    0    4    1    4  |LAT_RECEIVE:37|count0 (|LAT_RECEIVE:37|:15)
   -     39    C       DFFE      t        0      0   0    0    2    1    0  |LAT_RECEIVE:37|t0_in_lat (|LAT_RECEIVE:37|:17)
 (28)    40    C       DFFE      t        0      0   0    0    2    1    0  |LAT_RECEIVE:37|t1_in_lat (|LAT_RECEIVE:37|:18)
 (37)    53    D       TFFE      t        2      2   0    1   12    1    0  |LDD_RECEIVE:38|count10 (|LDD_RECEIVE:38|:4)
   -     54    D       TFFE      t        2      2   0    1   11    1    1  |LDD_RECEIVE:38|count9 (|LDD_RECEIVE:38|:5)
   -     55    D       TFFE      t        2      2   0    1   10    1    2  |LDD_RECEIVE:38|count8 (|LDD_RECEIVE:38|:6)
 (38)    56    D       TFFE      t        2      2   0    1    9    1    3  |LDD_RECEIVE:38|count7 (|LDD_RECEIVE:38|:7)
   -     60    D       TFFE      t        2      2   0    1    8    1    4  |LDD_RECEIVE:38|count6 (|LDD_RECEIVE:38|:8)
 (40)    62    D       TFFE      t        2      2   0    1    7    1    5  |LDD_RECEIVE:38|count5 (|LDD_RECEIVE:38|:9)
   -     61    D       TFFE      t        2      2   0    1    6    1    6  |LDD_RECEIVE:38|count4 (|LDD_RECEIVE:38|:10)
   -     59    D       TFFE      t        2      2   0    1    5    1    7  |LDD_RECEIVE:38|count3 (|LDD_RECEIVE:38|:11)
 (39)    57    D       TFFE      t        2      2   0    1    4    1    8  |LDD_RECEIVE:38|count2 (|LDD_RECEIVE:38|:12)
   -     52    D       TFFE      t        2      2   0    1    3    1    9  |LDD_RECEIVE:38|count1 (|LDD_RECEIVE:38|:13)
   -     50    D       TFFE      t        2      2   0    1    2    0   10  |LDD_RECEIVE:38|count0 (|LDD_RECEIVE:38|:14)
   -     22    B       TFFE      t        0      0   0    1    0    0   12  |LDD_SEND:39|rclk1 (|LDD_SEND:39|:5)
   -     63    D       TFFE      t        0      0   0    0    1    0    1  |LDD_SEND:39|rclk2 (|LDD_SEND:39|:6)
   -     18    B       TFFE      t        0      0   0    0    1    0   11  |LDD_SEND:39|rclk3 (|LDD_SEND:39|:7)
 (32)    48    C       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:2|t0_in_r (|SINGLE_RECEIVE:2|:7)
   -     45    C       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:2|t1_in_r (|SINGLE_RECEIVE:2|:8)
 (26)    36    C       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:11|t0_in_r (|SINGLE_RECEIVE:11|:7)
   -     44    C       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:11|t1_in_r (|SINGLE_RECEIVE:11|:8)
   -     28    B       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:21|t0_in_r (|SINGLE_RECEIVE:21|:7)
   -     27    B       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:21|t1_in_r (|SINGLE_RECEIVE:21|:8)
   -     24    B       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:22|t0_in_r (|SINGLE_RECEIVE:22|:7)
   -     23    B       DFFE      t        0      0   0    0    2    1    0  |SINGLE_RECEIVE:22|t1_in_r (|SINGLE_RECEIVE:22|:8)
 (20)    19    B       DFFE   +  t        0      0   0    0    2    0    2  |SINGLE_SEND:1|:3
 (41)    64    D       TFFE   +  t        0      0   0    0    0    0    2  |SINGLE_SEND:1|send_counter (|SINGLE_SEND:1|:6)
   -     26    B       DFFE   +  t        0      0   0    1    2    0    2  |SINGLE_SEND:1|data_temp (|SINGLE_SEND:1|:7)
   -     29    B       DFFE   +  t        0      0   0    0    2    0    2  |SINGLE_SEND:12|:3
 (34)    51    D       TFFE   +  t        0      0   0    0    0    0    2  |SINGLE_SEND:12|send_counter (|SINGLE_SEND:12|:6)
 (13)    32    B       DFFE   +  t        0      0   0    1    2    0    2  |SINGLE_SEND:12|data_temp (|SINGLE_SEND:12|:7)
   -     31    B       DFFE   +  t        0      0   0    0    2    0    2  |SINGLE_SEND:23|:3
   -     58    D       TFFE   +  t        0      0   0    0    0    0    2  |SINGLE_SEND:23|send_counter (|SINGLE_SEND:23|:6)
 (14)    30    B       DFFE   +  t        0      0   0    1    2    0    2  |SINGLE_SEND:23|data_temp (|SINGLE_SEND:23|:7)
   -     10    A       DFFE   +  t        0      0   0    0    2    0    2  |SINGLE_SEND:24|:3