module RAM_RD(addr,ramsel,ecs);

input[11:0] addr;
input ecs;

output ramsel;
wire tempa;

assign ramsel=((~ecs)&tempa);

assign tempa=(addr[11:6]==7'b000000)?1'b1:1'b0;

endmodule