/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used             *
*     solely for design, simulation, implementation and creation of            *
*     design files limited to Xilinx devices or technologies. Use              *
*     with non-Xilinx devices or technologies is expressly prohibited          *
*     and immediately terminates your license.                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"            *
*     SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                  *
*     XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION          *
*     AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION              *
*     OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS                *
*     IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                  *
*     AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE         *
*     FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY                 *
*     WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                  *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS          *
*     FOR A PARTICULAR PURPOSE.                                                *
*                                                                              *
*     Xilinx products are not intended for use in life support                 *
*     appliances, devices, or systems. Use in such applications are            *
*     expressly prohibited.                                                    *
*                                                                              *
*     (c) Copyright 1995-2003 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// The synopsys directives "translate_off/translate_on" specified below are
// supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

// You must compile the wrapper file cosfunc_test.v when simulating
// the core, cosfunc_test. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Guide".

module cosfunc_test (
	THETA,
	CLK,
	ACLR,
	COSINE);    // synthesis black_box

input [6 : 0] THETA;
input CLK;
input ACLR;
output [7 : 0] COSINE;

// synopsys translate_off

	C_SIN_COS_V4_2 #(
		0,	// c_enable_rlocs
		1,	// c_has_aclr
		0,	// c_has_ce
		1,	// c_has_clk
		0,	// c_has_nd
		0,	// c_has_rdy
		0,	// c_has_rfd
		0,	// c_has_sclr
		3,	// c_latency
		1,	// c_mem_type
		0,	// c_negative_cosine
		0,	// c_negative_sine
		1,	// c_outputs_required
		8,	// c_output_width
		1,	// c_pipe_stages
		1,	// c_reg_input
		1,	// c_reg_output
		1,	// c_symmetric
		7)	// c_theta_width
	inst (
		.THETA(THETA),
		.CLK(CLK),
		.ACLR(ACLR),
		.COSINE(COSINE),
		.ND(),
		.CE(),
		.SCLR(),
		.SINE(),
		.RFD(),
		.RDY());


// synopsys translate_on

// FPGA Express black box declaration
// synopsys attribute fpga_dont_touch "true"
// synthesis attribute fpga_dont_touch of cosfunc_test is "true"

// XST black box declaration
// box_type "black_box"
// synthesis attribute box_type of cosfunc_test is "black_box"

endmodule