?? dds.vhd
字號:
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY DDS IS
PORT
(CLK:IN STD_LOGIC;
X,START: in STD_LOGIC;
ADDRESS: OUT STD_LOGIC_VECTOR(7 downto 0)
);
END DDS;
ARCHITECTURE BEHAVE OF DDS IS
signal REGIS : std_logic_vector(13 downto 0);
BEGIN
PROCESS(CLK)
BEGIN
IF CLK'EVENT AND CLK='1' THEN
IF START='0' THEN REGIS<="00000000000000";
ELSIF X='1' THEN REGIS<=REGIS+"00000001000000";
ELSIF X='0' THEN REGIS<=REGIS+"00000000001000";
END IF;
END IF;
ADDRESS<=REGIS(13 DOWNTO 6);
END PROCESS;
END BEHAVE;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -