?? reg.rpt
字號:
Project Information c:\documents and settings\reg.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/15/2006 10:51:32
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
REG
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
reg EPM7032LC44-6 11 8 0 8 0 25 %
User Pins: 11 8 0
Project Information c:\documents and settings\reg.rpt
** PROJECT COMPILATION MESSAGES **
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state7" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state6" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state5" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state4" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state3" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state2" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state1" in a Process Statement -- only the last assignment will take effect
Warning: Line 18: File c:\documents and settings\reg.vhd: Found multiple assignments to the same signal or signal bit "n_state0" in a Process Statement -- only the last assignment will take effect
Project Information c:\documents and settings\reg.rpt
** AUTO GLOBAL SIGNALS **
INFO: Signal 'clk' chosen for auto global Clock
Device-Specific Information: c:\documents and settings\reg.rpt
reg
***** Logic for device 'reg' compiled without errors.
Device: EPM7032LC44-6
Device Options:
Turbo Bit = ON
Security Bit = OFF
R
E
S
r d E
d e l o R
i s o V G G G c G u V
n e a C N N N l N t E
7 t d C D D D k D 7 D
-----------------------------------_
/ 6 5 4 3 2 1 44 43 42 41 40 |
din6 | 7 39 | dout6
din5 | 8 38 | dout5
din4 | 9 37 | dout4
GND | 10 36 | dout2
din3 | 11 35 | VCC
din2 | 12 EPM7032LC44-6 34 | dout3
din0 | 13 33 | dout0
din1 | 14 32 | dout1
VCC | 15 31 | RESERVED
RESERVED | 16 30 | GND
RESERVED | 17 29 | RESERVED
|_ 18 19 20 21 22 23 24 25 26 27 28 _|
------------------------------------
R R R R G V R R R R R
E E E E N C E E E E E
S S S S D C S S S S S
E E E E E E E E E
R R R R R R R R R
V V V V V V V V V
E E E E E E E E E
D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
Device-Specific Information: c:\documents and settings\reg.rpt
reg
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 0/16( 0%) 10/16( 62%) 0/16( 0%) 0/36( 0%)
B: LC17 - LC32 8/16( 50%) 8/16( 50%) 0/16( 0%) 18/36( 50%)
Total dedicated input pins used: 1/4 ( 25%)
Total I/O pins used: 18/32 ( 56%)
Total logic cells used: 8/32 ( 25%)
Total shareable expanders used: 0/32 ( 0%)
Total Turbo logic cells used: 8/32 ( 25%)
Total shareable expanders not available (n/a): 0/32 ( 0%)
Average fan-in: 5.00
Total fan-in: 40
Total input pins required: 11
Total output pins required: 8
Total bidirectional pins required: 0
Total logic cells required: 8
Total flipflops required: 8
Total product terms required: 24
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 0
Synthesized logic cells: 0/ 32 ( 0%)
Device-Specific Information: c:\documents and settings\reg.rpt
reg
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
43 - - INPUT G 0 0 0 0 0 0 0 clk
13 (9) (A) INPUT 0 0 0 0 0 1 0 din0
14 (10) (A) INPUT 0 0 0 0 0 1 0 din1
12 (8) (A) INPUT 0 0 0 0 0 1 0 din2
11 (7) (A) INPUT 0 0 0 0 0 1 0 din3
9 (6) (A) INPUT 0 0 0 0 0 1 0 din4
8 (5) (A) INPUT 0 0 0 0 0 1 0 din5
7 (4) (A) INPUT 0 0 0 0 0 1 0 din6
6 (3) (A) INPUT 0 0 0 0 0 1 0 din7
4 (1) (A) INPUT 0 0 0 0 0 8 0 load
5 (2) (A) INPUT 0 0 0 0 0 8 0 reset
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: c:\documents and settings\reg.rpt
reg
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
33 24 B FF + t 0 0 0 3 1 1 0 dout0 (:27)
32 25 B FF + t 0 0 0 3 1 1 0 dout1 (:26)
36 22 B FF + t 0 0 0 3 1 1 0 dout2 (:25)
34 23 B FF + t 0 0 0 3 1 1 0 dout3 (:24)
37 21 B FF + t 0 0 0 3 1 1 0 dout4 (:23)
38 20 B FF + t 0 0 0 3 1 1 0 dout5 (:22)
39 19 B FF + t 0 0 0 3 1 1 0 dout6 (:21)
41 17 B FF + t 0 0 0 3 1 1 0 dout7 (:20)
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -