?? my_radix2_xfft1024.vhd
字號:
---------------------------------------------------------------------------------- Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.---------------------------------------------------------------------------------- ____ ____-- / /\/ /-- /___/ \ / Vendor: Xilinx-- \ \ \/ Version: I.26-- \ \ Application: netgen-- / / Filename: my_radix2_xfft1024.vhd-- /___/ /\ Timestamp: Fri Feb 24 13:47:35 2006-- \ \ / \ -- \___\/\___\-- -- Command : -intstyle ise -w -sim -ofmt vhdl D:\training\SAP\DSP\Projects\UpdatingExample\FFT\81\81i_radix2_xfft1024_v3_1_ver\_cg\my_radix2_xfft1024.ngc D:\training\SAP\DSP\Projects\UpdatingExample\FFT\81\81i_radix2_xfft1024_v3_1_ver\_cg\my_radix2_xfft1024.vhd -- Device : 2v1000bg575-4-- Input file : D:/training/SAP/DSP/Projects/UpdatingExample/FFT/81/81i_radix2_xfft1024_v3_1_ver/_cg/my_radix2_xfft1024.ngc-- Output file : D:/training/SAP/DSP/Projects/UpdatingExample/FFT/81/81i_radix2_xfft1024_v3_1_ver/_cg/my_radix2_xfft1024.vhd-- # of Entities : 1-- Design Name : my_radix2_xfft1024-- Xilinx : C:\Xilinx81-- -- Purpose: -- This VHDL netlist is a verification model and uses simulation -- primitives which may not represent the true implementation of the -- device, however the netlist is functionally correct and should not -- be modified. This file cannot be synthesized and should only be used -- with supported simulation tools.-- -- Reference: -- Development System Reference Guide, Chapter 23-- Synthesis and Simulation Design Guide, Chapter 6-- ---------------------------------------------------------------------------------- The synopsys directives "translate_off/translate_on" specified-- below are supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity-- synthesis tools. Ensure they are correct for your synthesis tool(s).-- synopsys translate_offlibrary IEEE;use IEEE.STD_LOGIC_1164.ALL;library UNISIM;use UNISIM.VCOMPONENTS.ALL;entity my_radix2_xfft1024 is port ( sclr : in STD_LOGIC := 'X'; fwd_inv_we : in STD_LOGIC := 'X'; rfd : out STD_LOGIC; start : in STD_LOGIC := 'X'; fwd_inv : in STD_LOGIC := 'X'; dv : out STD_LOGIC; nfft_we : in STD_LOGIC := 'X'; scale_sch_we : in STD_LOGIC := 'X'; done : out STD_LOGIC; clk : in STD_LOGIC := 'X'; busy : out STD_LOGIC; edone : out STD_LOGIC; ovflo : out STD_LOGIC; scale_sch : in STD_LOGIC_VECTOR ( 19 downto 0 ); xn_re : in STD_LOGIC_VECTOR ( 15 downto 0 ); xk_im : out STD_LOGIC_VECTOR ( 15 downto 0 ); xn_index : out STD_LOGIC_VECTOR ( 9 downto 0 ); nfft : in STD_LOGIC_VECTOR ( 4 downto 0 ); xk_re : out STD_LOGIC_VECTOR ( 15 downto 0 ); xn_im : in STD_LOGIC_VECTOR ( 15 downto 0 ); xk_index : out STD_LOGIC_VECTOR ( 9 downto 0 ) );end my_radix2_xfft1024;architecture STRUCTURE of my_radix2_xfft1024 is signal sig00000001 : STD_LOGIC; signal sig00000002 : STD_LOGIC; signal sig00000003 : STD_LOGIC; signal sig00000004 : STD_LOGIC; signal sig00000005 : STD_LOGIC; signal sig00000006 : STD_LOGIC; signal sig00000007 : STD_LOGIC; signal sig00000008 : STD_LOGIC; signal sig00000009 : STD_LOGIC; signal sig0000000a : STD_LOGIC; signal sig0000000b : STD_LOGIC; signal sig0000000c : STD_LOGIC; signal sig0000000d : STD_LOGIC; signal sig0000000e : STD_LOGIC; signal sig0000000f : STD_LOGIC; signal sig00000010 : STD_LOGIC; signal sig00000011 : STD_LOGIC; signal sig00000012 : STD_LOGIC; signal sig00000013 : STD_LOGIC; signal sig00000014 : STD_LOGIC; signal sig00000015 : STD_LOGIC; signal sig00000016 : STD_LOGIC; signal sig00000017 : STD_LOGIC; signal sig00000018 : STD_LOGIC; signal sig00000019 : STD_LOGIC; signal sig0000001a : STD_LOGIC; signal sig0000001b : STD_LOGIC; signal sig0000001c : STD_LOGIC; signal sig0000001d : STD_LOGIC; signal sig0000001e : STD_LOGIC; signal sig0000001f : STD_LOGIC; signal sig00000020 : STD_LOGIC; signal sig00000021 : STD_LOGIC; signal sig00000022 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000023 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000024 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000025 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000026 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000027 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000028 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000029 : STD_LOGIC; signal NlwRenamedSig_OI_sig0000002a : STD_LOGIC; signal NlwRenamedSig_OI_sig0000002b : STD_LOGIC; signal NlwRenamedSig_OI_sig0000002c : STD_LOGIC; signal sig0000002d : STD_LOGIC; signal sig0000002e : STD_LOGIC; signal sig0000002f : STD_LOGIC; signal sig00000030 : STD_LOGIC; signal sig00000031 : STD_LOGIC; signal sig00000032 : STD_LOGIC; signal sig00000033 : STD_LOGIC; signal sig00000034 : STD_LOGIC; signal sig00000035 : STD_LOGIC; signal sig00000036 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000037 : STD_LOGIC; signal NlwRenamedSig_OI_sig00000038 : STD_LOGIC; signal sig00000039 : STD_LOGIC; signal NlwRenamedSig_OI_sig0000003a : STD_LOGIC; signal sig0000003b : STD_LOGIC; signal NlwRenamedSig_OI_sig0000003c : STD_LOGIC; signal sig0000003d : STD_LOGIC; signal sig0000003e : STD_LOGIC; signal sig0000003f : STD_LOGIC; signal sig00000040 : STD_LOGIC; signal sig00000041 : STD_LOGIC; signal sig00000042 : STD_LOGIC; signal sig00000043 : STD_LOGIC; signal sig00000044 : STD_LOGIC; signal sig00000045 : STD_LOGIC; signal sig00000046 : STD_LOGIC; signal sig00000047 : STD_LOGIC; signal sig00000048 : STD_LOGIC; signal sig00000049 : STD_LOGIC; signal sig0000004a : STD_LOGIC; signal sig0000004b : STD_LOGIC; signal sig0000004c : STD_LOGIC; signal sig0000004d : STD_LOGIC; signal sig0000004e : STD_LOGIC; signal sig0000004f : STD_LOGIC; signal sig00000050 : STD_LOGIC; signal sig00000051 : STD_LOGIC; signal sig00000052 : STD_LOGIC; signal sig00000053 : STD_LOGIC; signal sig00000054 : STD_LOGIC; signal sig00000055 : STD_LOGIC; signal sig00000056 : STD_LOGIC; signal sig00000057 : STD_LOGIC; signal sig00000058 : STD_LOGIC; signal sig00000059 : STD_LOGIC; signal sig0000005a : STD_LOGIC; signal sig0000005b : STD_LOGIC; signal sig0000005c : STD_LOGIC; signal sig0000005d : STD_LOGIC; signal sig0000005e : STD_LOGIC; signal sig0000005f : STD_LOGIC; signal sig00000060 : STD_LOGIC; signal sig00000061 : STD_LOGIC; signal sig00000062 : STD_LOGIC; signal sig00000063 : STD_LOGIC; signal sig00000064 : STD_LOGIC; signal sig00000065 : STD_LOGIC; signal sig00000066 : STD_LOGIC; signal sig00000067 : STD_LOGIC; signal sig00000068 : STD_LOGIC; signal sig00000069 : STD_LOGIC; signal sig0000006a : STD_LOGIC; signal sig0000006b : STD_LOGIC; signal sig0000006c : STD_LOGIC; signal sig0000006d : STD_LOGIC; signal sig0000006e : STD_LOGIC; signal sig0000006f : STD_LOGIC; signal sig00000070 : STD_LOGIC; signal sig00000071 : STD_LOGIC; signal sig00000072 : STD_LOGIC; signal sig00000073 : STD_LOGIC; signal sig00000074 : STD_LOGIC; signal sig00000075 : STD_LOGIC; signal sig00000076 : STD_LOGIC; signal sig00000077 : STD_LOGIC; signal sig00000078 : STD_LOGIC; signal sig00000079 : STD_LOGIC; signal sig0000007a : STD_LOGIC; signal sig0000007b : STD_LOGIC; signal sig0000007c : STD_LOGIC; signal sig0000007d : STD_LOGIC; signal sig0000007e : STD_LOGIC; signal sig0000007f : STD_LOGIC; signal sig00000080 : STD_LOGIC; signal sig00000081 : STD_LOGIC; signal sig00000082 : STD_LOGIC; signal sig00000083 : STD_LOGIC; signal sig00000084 : STD_LOGIC; signal sig00000085 : STD_LOGIC; signal sig00000086 : STD_LOGIC; signal sig00000087 : STD_LOGIC; signal sig00000088 : STD_LOGIC; signal sig00000089 : STD_LOGIC; signal sig0000008a : STD_LOGIC; signal sig0000008b : STD_LOGIC; signal sig0000008c : STD_LOGIC; signal sig0000008d : STD_LOGIC; signal sig0000008e : STD_LOGIC; signal sig0000008f : STD_LOGIC; signal sig00000090 : STD_LOGIC; signal sig00000091 : STD_LOGIC; signal sig00000092 : STD_LOGIC; signal sig00000093 : STD_LOGIC; signal sig00000094 : STD_LOGIC; signal sig00000095 : STD_LOGIC; signal sig00000096 : STD_LOGIC; signal sig00000097 : STD_LOGIC; signal sig00000098 : STD_LOGIC; signal sig00000099 : STD_LOGIC; signal sig0000009a : STD_LOGIC; signal sig0000009b : STD_LOGIC; signal sig0000009c : STD_LOGIC; signal sig0000009d : STD_LOGIC; signal sig0000009e : STD_LOGIC; signal sig0000009f : STD_LOGIC; signal sig000000a0 : STD_LOGIC; signal sig000000a1 : STD_LOGIC; signal sig000000a2 : STD_LOGIC; signal sig000000a3 : STD_LOGIC; signal sig000000a4 : STD_LOGIC; signal sig000000a5 : STD_LOGIC; signal sig000000a6 : STD_LOGIC; signal sig000000a7 : STD_LOGIC; signal sig000000a8 : STD_LOGIC; signal sig000000a9 : STD_LOGIC; signal sig000000aa : STD_LOGIC; signal sig000000ab : STD_LOGIC; signal sig000000ac : STD_LOGIC; signal sig000000ad : STD_LOGIC; signal sig000000ae : STD_LOGIC; signal sig000000af : STD_LOGIC; signal sig000000b0 : STD_LOGIC; signal sig000000b1 : STD_LOGIC; signal sig000000b2 : STD_LOGIC; signal sig000000b3 : STD_LOGIC; signal sig000000b4 : STD_LOGIC; signal sig000000b5 : STD_LOGIC; signal sig000000b6 : STD_LOGIC; signal sig000000b7 : STD_LOGIC; signal sig000000b8 : STD_LOGIC; signal sig000000b9 : STD_LOGIC; signal sig000000ba : STD_LOGIC; signal sig000000bb : STD_LOGIC; signal sig000000bc : STD_LOGIC; signal sig000000bd : STD_LOGIC; signal sig000000be : STD_LOGIC; signal sig000000bf : STD_LOGIC; signal sig000000c0 : STD_LOGIC; signal sig000000c1 : STD_LOGIC; signal sig000000c2 : STD_LOGIC; signal sig000000c3 : STD_LOGIC; signal sig000000c4 : STD_LOGIC; signal sig000000c5 : STD_LOGIC; signal sig000000c6 : STD_LOGIC; signal sig000000c7 : STD_LOGIC; signal sig000000c8 : STD_LOGIC; signal sig000000c9 : STD_LOGIC; signal sig000000ca : STD_LOGIC; signal sig000000cb : STD_LOGIC; signal sig000000cc : STD_LOGIC; signal sig000000cd : STD_LOGIC; signal sig000000ce : STD_LOGIC; signal sig000000cf : STD_LOGIC; signal sig000000d0 : STD_LOGIC; signal sig000000d1 : STD_LOGIC; signal sig000000d2 : STD_LOGIC; signal sig000000d3 : STD_LOGIC; signal sig000000d4 : STD_LOGIC; signal sig000000d5 : STD_LOGIC; signal sig000000d6 : STD_LOGIC; signal sig000000d7 : STD_LOGIC; signal sig000000d8 : STD_LOGIC; signal sig000000d9 : STD_LOGIC; signal sig000000da : STD_LOGIC; signal sig000000db : STD_LOGIC; signal sig000000dc : STD_LOGIC; signal sig000000dd : STD_LOGIC; signal sig000000de : STD_LOGIC; signal sig000000df : STD_LOGIC; signal sig000000e0 : STD_LOGIC; signal sig000000e1 : STD_LOGIC; signal sig000000e2 : STD_LOGIC; signal sig000000e3 : STD_LOGIC; signal sig000000e4 : STD_LOGIC; signal sig000000e5 : STD_LOGIC; signal sig000000e6 : STD_LOGIC; signal sig000000e7 : STD_LOGIC; signal sig000000e8 : STD_LOGIC; signal sig000000e9 : STD_LOGIC; signal sig000000ea : STD_LOGIC; signal sig000000eb : STD_LOGIC; signal sig000000ec : STD_LOGIC; signal sig000000ed : STD_LOGIC; signal sig000000ee : STD_LOGIC; signal sig000000ef : STD_LOGIC; signal sig000000f0 : STD_LOGIC; signal sig000000f1 : STD_LOGIC; signal sig000000f2 : STD_LOGIC; signal sig000000f3 : STD_LOGIC; signal sig000000f4 : STD_LOGIC; signal sig000000f5 : STD_LOGIC; signal sig000000f6 : STD_LOGIC; signal sig000000f7 : STD_LOGIC; signal sig000000f8 : STD_LOGIC; signal sig000000f9 : STD_LOGIC; signal sig000000fa : STD_LOGIC; signal sig000000fb : STD_LOGIC; signal sig000000fc : STD_LOGIC; signal sig000000fd : STD_LOGIC; signal sig000000fe : STD_LOGIC; signal sig000000ff : STD_LOGIC; signal sig00000100 : STD_LOGIC; signal sig00000101 : STD_LOGIC; signal sig00000102 : STD_LOGIC; signal sig00000103 : STD_LOGIC; signal sig00000104 : STD_LOGIC; signal sig00000105 : STD_LOGIC; signal sig00000106 : STD_LOGIC; signal sig00000107 : STD_LOGIC; signal sig00000108 : STD_LOGIC; signal sig00000109 : STD_LOGIC; signal sig0000010a : STD_LOGIC; signal sig0000010b : STD_LOGIC; signal sig0000010c : STD_LOGIC; signal sig0000010d : STD_LOGIC; signal sig0000010e : STD_LOGIC; signal sig0000010f : STD_LOGIC; signal sig00000110 : STD_LOGIC; signal sig00000111 : STD_LOGIC; signal sig00000112 : STD_LOGIC; signal sig00000113 : STD_LOGIC; signal sig00000114 : STD_LOGIC; signal sig00000115 : STD_LOGIC; signal sig00000116 : STD_LOGIC; signal sig00000117 : STD_LOGIC; signal sig00000118 : STD_LOGIC; signal sig00000119 : STD_LOGIC; signal sig0000011a : STD_LOGIC; signal sig0000011b : STD_LOGIC; signal sig0000011c : STD_LOGIC; signal sig0000011d : STD_LOGIC; signal sig0000011e : STD_LOGIC; signal sig0000011f : STD_LOGIC; signal sig00000120 : STD_LOGIC; signal sig00000121 : STD_LOGIC; signal sig00000122 : STD_LOGIC; signal sig00000123 : STD_LOGIC; signal sig00000124 : STD_LOGIC; signal sig00000125 : STD_LOGIC; signal sig00000126 : STD_LOGIC; signal sig00000127 : STD_LOGIC; signal sig00000128 : STD_LOGIC; signal sig00000129 : STD_LOGIC; signal sig0000012a : STD_LOGIC; signal sig0000012b : STD_LOGIC;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -