?? alternatesectionldf.ldf
字號:
#ifdef __WORKAROUNDS_ENABLED /* { */
#define CRT crtsfc532y.doj
#else
#define CRT crtsfc532.doj
#endif /* } */
#else
#ifdef __WORKAROUNDS_ENABLED /* { */
#define CRT crtsc532y.doj
#else
#define CRT crtsc532.doj
#endif /* } */
#endif /* USE_FILEIO */ /* } */
#endif /* USE_PROFILER */ /* } */
#endif /* USER_CRT } */
#ifdef __WORKAROUNDS_ENABLED /* { */
#define ENDCRT , crtn532y.doj
#else
#define ENDCRT , crtn532.doj
#endif /* } */
$OBJECTS = CRT , $COMMAND_LINE_OBJECTS , cplbtab537.doj ENDCRT;
MEMORY
{
//MEM_CORE_MMRS { START(0xFFE00000) END(0xFFFFFFFF) TYPE(RAM) WIDTH(8) }
MEM_SYS_MMRS { START(0xFFC00000) END(0xFFDFFFFF) TYPE(RAM) WIDTH(8) }
MEM_L1_SCRATCH { START(0xFFB00000) END(0xFFB00FFF) TYPE(RAM) WIDTH(8) }
MEM_L1_CODE_CACHE { START(0xFFA10000) END(0xFFA13FFF) TYPE(RAM) WIDTH(8) }
MEM_L1_CODE { START(0xFFA00000) END(0xFFA0BFFF) TYPE(RAM) WIDTH(8) }
#if DATAB_CACHE /* { */
MEM_L1_DATA_B_CACHE { START(0xFF904000) END(0xFF907FFF) TYPE(RAM) WIDTH(8) }
MEM_L1_DATA_B { START(0xFF902000) END(0xFF903FFF) TYPE(RAM) WIDTH(8) }
#else
MEM_L1_DATA_B { START(0xFF902000) END(0xFF907FFF) TYPE(RAM) WIDTH(8) }
#endif /* DATAB_CACHE } */
MEM_L1_DATA_B_STACK { START(0xFF900000) END(0xFF901FFF) TYPE(RAM) WIDTH(8) }
MEM_L1_DATA_A_CACHE { START(0xFF804000) END(0xFF807FFF) TYPE(RAM) WIDTH(8) }
#ifdef IDDE_ARGS
#define ARGV_START 0xFF803F00
MEM_ARGV { START(0xFF803F00) END(0xFF803FFF) TYPE(RAM) WIDTH(8) }
MEM_L1_DATA_A { START(0xFF800000) END(0xFF803EFF) TYPE(RAM) WIDTH(8) }
#else
MEM_L1_DATA_A { START(0xFF800000) END(0xFF803FFF) TYPE(RAM) WIDTH(8) }
#endif
//MEM_BOOT_ROM { START(0xEF000000) END(0xEF0007FF) TYPE(ROM) WIDTH(8) }
MEM_ASYNC3 { START(0x20300000) END(0x203FFFFF) TYPE(RAM) WIDTH(8) }
MEM_ASYNC2 { START(0x20200000) END(0x202FFFFF) TYPE(RAM) WIDTH(8) }
MEM_ASYNC1 { START(0x20100000) END(0x201FFFFF) TYPE(RAM) WIDTH(8) }
MEM_ASYNC0 { START(0x20000000) END(0x200FFFFF) TYPE(RAM) WIDTH(8) }
#if DATAA_CACHE /* { */
MEM_SDRAM0 { START(0x00004000) END(0x1FFFFFFF) TYPE(RAM) WIDTH(8) }
MEM_SDRAM0_HEAP { START(0x00000004) END(0x00003FFF) TYPE(RAM) WIDTH(8) }
#else
MEM_SDRAM0 { START(0x00000004) END(0x1FFFFFFF) TYPE(RAM) WIDTH(8) }
#endif /* DATAA_CACHE } */
}
PROCESSOR P0
{
OUTPUT( $COMMAND_LINE_OUTPUT_FILE )
/* Following address must match start of MEM_PROGRAM */
RESOLVE(start,0xffa00000)
#ifdef IDDE_ARGS
RESOLVE(___argv_string, ARGV_START)
#endif
KEEP(start,_main)
SECTIONS
{
#if defined(__WORKAROUND_AVOID_LDF_BLOCK_BOUNDARIES) /* { */
/* Workaround for hardware errata 05-00-0189 -
** "Speculative (and fetches made at boundary of reserved memory
** space) for instruction or data fetches may cause false
** protection exceptions".
**
** Done by avoiding use of 76 bytes from at the end of blocks
** that are adjacent to reserved memory. Workaround is enabled
** for appropriate silicon revisions (-si-revision switch).
*/
RESERVE(___wab0=0xFFB00FFF - 75,___l0=76, 1) /* scratchpad */
# if !INSTR_CACHE
RESERVE(___wab1=0xFFA13FFF - 75,___l1=76, 1) /* l1 instr sram/cache */
# endif /* INSTR_CACHE } */
RESERVE(___wab2=0xFFA0BFFF - 75,___l2=76, 1) /* l1 instr B sram */
# if DATAB_CACHE
RESERVE(___wab3=0xFF903FFF - 75,___l3=76) /* data B sram */
# else
RESERVE(___wab4=0xFF907FFF - 75,___l4=76, 1) /* data B sram/cache */
# endif
# if DATAA_CACHE
RESERVE(___wab5=0xFF803FFF - 75,___l5=76) /* data A sram */
# else
RESERVE(___wab6=0xFF807FFF - 75,___l6=76, 1) /* data A sram/cache */
# endif
RESERVE(___wab7=0x203FFFFF - 75,___l7=76, 1) /* async bank 3 */
# if defined(USE_CACHE) || defined(USE_SDRAM)
RESERVE(___wab8=0x1FFFFFFF - 75,___l8=76) /* sdram */
# endif
#endif /*} __WORKAROUND_AVOID_LDF_BLOCK_BOUNDARIES */
program_ram
{
INPUT_SECTION_ALIGN(4)
INPUT_SECTIONS( $OBJECTS(Map1st))
INPUT_SECTIONS( $OBJECTS(L1_code) $LIBRARIES(L1_code))
INPUT_SECTIONS( $OBJECTS(cplb_code) $LIBRARIES(cplb_code))
INPUT_SECTIONS( $OBJECTS(cplb) $LIBRARIES(cplb))
INPUT_SECTIONS( $OBJECTS(noncache_code) $LIBRARIES(noncache_code))
INPUT_SECTIONS( $OBJECTS(program) $LIBRARIES(program))
} >MEM_L1_CODE
#if INSTR_CACHE /* { */
l1_code
{
INPUT_SECTION_ALIGN(4)
___l1_code_cache = 1;
} >MEM_L1_CODE_CACHE
#else
l1_code
{
INPUT_SECTION_ALIGN(4)
___l1_code_cache = 0;
INPUT_SECTIONS( $OBJECTS(L1_code) $LIBRARIES(L1_code))
INPUT_SECTIONS( $OBJECTS(cplb_code) $LIBRARIES(cplb_code))
INPUT_SECTIONS( $OBJECTS(cplb) $LIBRARIES(cplb))
INPUT_SECTIONS( $OBJECTS(program) $LIBRARIES(program))
} >MEM_L1_CODE_CACHE
#endif /* INSTR_CACHE } */
data_L1_data_a
{
INPUT_SECTION_ALIGN(4)
#if !DATAA_CACHE
___l1_data_cache_a = 0;
#endif
INPUT_SECTIONS( $OBJECTS(L1_data_a) $LIBRARIES(L1_data_a))
INPUT_SECTIONS( $OBJECTS(vtbl) $LIBRARIES(vtbl) )
INPUT_SECTIONS( $OBJECTS(.frt) $LIBRARIES(.frt) )
INPUT_SECTIONS( $OBJECTS(.frtl) $LIBRARIES(.frtl) )
INPUT_SECTIONS( $OBJECTS(ctor) $LIBRARIES(ctor) )
INPUT_SECTIONS( $OBJECTS(ctorl) $LIBRARIES(ctorl) )
INPUT_SECTIONS( $OBJECTS(.gdt) $LIBRARIES(.gdt) )
INPUT_SECTIONS( $OBJECTS(.gdtl) $LIBRARIES(.gdtl) )
INPUT_SECTIONS( $OBJECTS(cplb_data) $LIBRARIES(cplb_data))
INPUT_SECTIONS($OBJECTS(data1) $LIBRARIES(data1))
INPUT_SECTIONS($OBJECTS(voldata) $LIBRARIES(voldata))
INPUT_SECTIONS( $OBJECTS(.edt) $LIBRARIES(.edt) )
INPUT_SECTIONS( $OBJECTS(.cht) $LIBRARIES(.cht) )
INPUT_SECTIONS($OBJECTS(constdata) $LIBRARIES(constdata))
} >MEM_L1_DATA_A
bsz_L1_data_a ZERO_INIT
{
INPUT_SECTION_ALIGN(4)
INPUT_SECTIONS( $OBJECTS(bsz) $LIBRARIES(bsz))
} >MEM_L1_DATA_A
data_L1_data_b
{
INPUT_SECTION_ALIGN(4)
#if !DATAB_CACHE
___l1_data_cache_b = 0;
#endif
INPUT_SECTIONS( $OBJECTS(L1_data_b) $LIBRARIES(L1_data_b))
INPUT_SECTIONS( $OBJECTS(bsz_init) $LIBRARIES(bsz_init))
INPUT_SECTIONS( $OBJECTS(cplb_data) $LIBRARIES(cplb_data))
INPUT_SECTIONS($OBJECTS(data1) $LIBRARIES(data1))
INPUT_SECTIONS($OBJECTS(voldata) $LIBRARIES(voldata))
INPUT_SECTIONS( $OBJECTS(.edt) $LIBRARIES(.edt) )
INPUT_SECTIONS( $OBJECTS(.cht) $LIBRARIES(.cht) )
INPUT_SECTIONS($OBJECTS(constdata) $LIBRARIES(constdata))
} >MEM_L1_DATA_B
.meminit { ALIGN(4) } >MEM_L1_DATA_B
bsz_L1_data_b ZERO_INIT
{
INPUT_SECTION_ALIGN(4)
INPUT_SECTIONS( $OBJECTS(bsz) $LIBRARIES(bsz))
} >MEM_L1_DATA_B
#if DATAB_CACHE /* { */
l1_data_b_cache
{
INPUT_SECTION_ALIGN(4)
___l1_data_cache_b = 1;
} >MEM_L1_DATA_B_CACHE
#endif /* DATAB_CACHE } */
stack
{
ldf_stack_space = .;
ldf_stack_end = ldf_stack_space + MEMORY_SIZEOF(MEM_L1_DATA_B_STACK);
} >MEM_L1_DATA_B_STACK
#if DATAA_CACHE /* { */
l1_data_a_cache
{
INPUT_SECTION_ALIGN(4)
___l1_data_cache_a = 1;
} >MEM_L1_DATA_A_CACHE
heap
{
// Allocate a heap for the application
ldf_heap_space = .;
ldf_heap_end = ldf_heap_space + MEMORY_SIZEOF(MEM_SDRAM0_HEAP) - 1;
ldf_heap_length = ldf_heap_end - ldf_heap_space;
} >MEM_SDRAM0_HEAP
#else
heap
{
// Allocate a heap for the application
ldf_heap_space = .;
ldf_heap_end = ldf_heap_space + MEMORY_SIZEOF(MEM_L1_DATA_A_CACHE) - 1;
ldf_heap_length = ldf_heap_end - ldf_heap_space;
} >MEM_L1_DATA_A_CACHE
#endif /* DATAA_CACHE } */
//#if defined(USE_CACHE) || defined(USE_SDRAM) /* { */
sdram
{
INPUT_SECTION_ALIGN(4)
INPUT_SECTIONS( $OBJECTS(sdram0) $LIBRARIES(sdram0))
INPUT_SECTIONS( $OBJECTS(noncache_code) $LIBRARIES(noncache_code))
INPUT_SECTIONS( $OBJECTS(program) $LIBRARIES(program))
INPUT_SECTIONS( $OBJECTS(cplb) $LIBRARIES(cplb))
INPUT_SECTIONS( $OBJECTS(cplb_code) $LIBRARIES(cplb_code))
INPUT_SECTIONS($OBJECTS(data1) $LIBRARIES(data1))
INPUT_SECTIONS($OBJECTS(voldata) $LIBRARIES(voldata))
INPUT_SECTIONS($OBJECTS(constdata) $LIBRARIES(constdata))
INPUT_SECTIONS( $OBJECTS(cplb_data) $LIBRARIES(cplb_data))
INPUT_SECTIONS( $OBJECTS(.edt) $LIBRARIES(.edt) )
INPUT_SECTIONS( $OBJECTS(.cht) $LIBRARIES(.cht) )
} >MEM_SDRAM0
bsz_sdram0 ZERO_INIT
{
INPUT_SECTION_ALIGN(4)
INPUT_SECTIONS( $OBJECTS(bsz) $LIBRARIES(bsz))
} >MEM_SDRAM0
//#endif /* USE_CACHE || USE_SDRAM } */
}
}
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -