?? clock.v
字號:
// This model of a structural clock simulates very fast.module clock(clk);output clk; reg start;//clock oscillator, period = 20 time units nand #10 (clk, clk, start); // changes to start, clk are delayed 10 time units initial //initialize the clock oscillator begin start = 0; // After 10 time units, clk will equal 1. #10 start = 1; // After another 10, clk will equal 0. endendmodule
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -