?? mainctrl.rpt
字號:
Project Information d:\newvhd\mytest\mainctrl.rpt
MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 05/20/2005 20:54:02
Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
mainctrl EPF10K10LC84-3 17 11 0 0 0 % 43 7 %
User Pins: 17 11 0
Project Information d:\newvhd\mytest\mainctrl.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
mainctrl@19 clk
mainctrl@69 cs
mainctrl@58 phase0
mainctrl@54 phase1
mainctrl@53 phase2
mainctrl@52 phase3
mainctrl@51 phase4
mainctrl@50 phase5
mainctrl@49 phase6
mainctrl@48 phase7
Project Information d:\newvhd\mytest\mainctrl.rpt
** FILE HIERARCHY **
|lpm_add_sub:117|
|lpm_add_sub:117|addcore:adder|
|lpm_add_sub:117|altshift:result_ext_latency_ffs|
|lpm_add_sub:117|altshift:carry_ext_latency_ffs|
|lpm_add_sub:117|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:118|
|lpm_add_sub:118|addcore:adder|
|lpm_add_sub:118|altshift:result_ext_latency_ffs|
|lpm_add_sub:118|altshift:carry_ext_latency_ffs|
|lpm_add_sub:118|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:119|
|lpm_add_sub:119|addcore:adder|
|lpm_add_sub:119|altshift:result_ext_latency_ffs|
|lpm_add_sub:119|altshift:carry_ext_latency_ffs|
|lpm_add_sub:119|altshift:oflow_ext_latency_ffs|
Device-Specific Information: d:\newvhd\mytest\mainctrl.rpt
mainctrl
***** Logic for device 'mainctrl' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R R R R R R R O
E E E E E E E E P P P E E E E N
S S S S S S S V S h h h S G S S S F
E E E E E E E C E a a a E N E E E _ ^
R R R R R R R C R s s s R D R R R # D n
V V V V V V V I V e e e V I V V V T O C
E E E E E E E N E M M M E N E E f E C N E
D D D D D D D T D 1 4 3 D T D D c D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | RESERVED
^nCE | 14 72 | RESERVED
#TDI | 15 71 | RESERVED
RESERVED | 16 70 | clk_kb
RESERVED | 17 69 | cs
RESERVED | 18 68 | GNDINT
clk | 19 67 | RESERVED
VCCINT | 20 66 | Div1
Div3 | 21 65 | RESERVED
Div2 | 22 EPF10K10LC84-3 64 | Div4
Div0 | 23 63 | VCCINT
RESERVED | 24 62 | PhaseM6
RESERVED | 25 61 | RESERVED
GNDINT | 26 60 | PhaseM7
PhaseM8 | 27 59 | PhaseM9
RESERVED | 28 58 | phase0
RESERVED | 29 57 | #TMS
PhaseM10 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | phase1
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ R R R R R V G P P P V G R p p p p p p
C n E E E E E C N h h h C N E h h h h h h
C C S S S S S C D a a a C D S a a a a a a
I O E E E E E I I s s s I I E s s s s s s
N N R R R R R N N e e e N N R e e e e e e
T F V V V V V T T M M M T T V 7 6 5 4 3 2
I E E E E E 0 5 2 E
G D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: d:\newvhd\mytest\mainctrl.rpt
mainctrl
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A24 4/ 8( 50%) 0/ 8( 0%) 2/ 8( 25%) 1/2 0/2 1/22( 4%)
B16 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 2/2 0/2 7/22( 31%)
B23 6/ 8( 75%) 2/ 8( 25%) 3/ 8( 37%) 1/2 0/2 9/22( 40%)
C18 7/ 8( 87%) 3/ 8( 37%) 2/ 8( 25%) 1/2 0/2 6/22( 27%)
C19 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 1/2 0/2 6/22( 27%)
C20 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 1/2 0/2 7/22( 31%)
C22 2/ 8( 25%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 3/22( 13%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 22/53 ( 41%)
Total logic cells used: 43/576 ( 7%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.06/4 ( 76%)
Total fan-in: 132/2304 ( 5%)
Total input pins required: 17
Total input I/O cell registers required: 0
Total output pins required: 11
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 43
Total flipflops required: 26
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 2/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 4/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 6 0 14/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 8 8 0 2 0 0 25/0
Total: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 7 8 8 0 2 6 4 43/0
Device-Specific Information: d:\newvhd\mytest\mainctrl.rpt
mainctrl
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
19 - - A -- INPUT 0 0 0 10 clk
23 - - B -- INPUT 0 0 0 1 Div0
66 - - B -- INPUT 0 0 0 1 Div1
22 - - B -- INPUT 0 0 0 1 Div2
21 - - B -- INPUT 0 0 0 1 Div3
64 - - B -- INPUT 0 0 0 2 Div4
42 - - - -- INPUT 0 0 0 3 PhaseM0
2 - - - -- INPUT 0 0 0 2 PhaseM1
44 - - - -- INPUT 0 0 0 2 PhaseM2
84 - - - -- INPUT 0 0 0 2 PhaseM3
1 - - - -- INPUT 0 0 0 2 PhaseM4
43 - - - -- INPUT 0 0 0 2 PhaseM5
62 - - C -- INPUT 0 0 0 2 PhaseM6
60 - - C -- INPUT 0 0 0 2 PhaseM7
27 - - C -- INPUT 0 0 0 2 PhaseM8
59 - - C -- INPUT 0 0 0 2 PhaseM9
30 - - C -- INPUT 0 0 0 2 PhaseM10
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\newvhd\mytest\mainctrl.rpt
mainctrl
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
70 - - A -- OUTPUT 0 1 0 0 clk_kb
69 - - A -- OUTPUT 0 1 0 0 cs
79 - - - 24 OUTPUT 0 1 0 0 fc
58 - - C -- OUTPUT 0 1 0 0 phase0
54 - - - 21 OUTPUT 0 1 0 0 phase1
53 - - - 20 OUTPUT 0 1 0 0 phase2
52 - - - 19 OUTPUT 0 1 0 0 phase3
51 - - - 18 OUTPUT 0 1 0 0 phase4
50 - - - 17 OUTPUT 0 1 0 0 phase5
49 - - - 16 OUTPUT 0 1 0 0 phase6
48 - - - 15 OUTPUT 0 1 0 0 phase7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -