Analysis & Synthesis report for dds
Wed Aug 11 17:18:12 2004
Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Analysis & Synthesis Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+---------------------------------------------------------------------+
; Analysis & Synthesis Summary                                        ;
+-----------------------------+---------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Aug 11 17:18:12 2004 ;
; Revision Name               ; dds                                   ;
; Top-level Entity Name       ; dds                                   ;
; Family                      ; ACEX1K                                ;
+-----------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                       ;
+--------------------------------------------------------------------------------------
; Option                                               ; Setting      ; Default Value ;
+------------------------------------------------------+--------------+---------------+
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K ; Speed        ; Area          ;
; Top-level entity name                                ; dds          ;               ;
; Family name                                          ; ACEX1K       ; Stratix       ;
; Auto Resource Sharing                                ; Off          ; Off           ;
; Auto RAM Replacement                                 ; On           ; On            ;
; Auto ROM Replacement                                 ; On           ; On            ;
; Remove Duplicate Logic                               ; On           ; On            ;
; Auto Open-Drain Pins                                 ; On           ; On            ;
; Auto Carry Chains                                    ; On           ; On            ;
; Cascade Chain Length                                 ; 2            ; 2             ;
; Carry Chain Length -- FLEX 10K                       ; 32           ; 32            ;
; Auto Packed Registers                                ; Off          ; Off           ;
; Auto Implement in ROM                                ; Off          ; Off           ;
; Auto Global Register Control Signals                 ; On           ; On            ;
; Auto Global Output Enable                            ; On           ; On            ;
; Auto Global Clock                                    ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                       ; Off          ; Off           ;
; Ignore SOFT Buffers                                  ; On           ; On            ;
; Ignore LCELL Buffers                                 ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                            ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                ; Off          ; Off           ;
; Ignore CASCADE Buffers                               ; Off          ; Off           ;
; Ignore CARRY Buffers                                 ; Off          ; Off           ;
; Remove Duplicate Registers                           ; On           ; On            ;
; Remove Redundant Logic Cells                         ; Off          ; Off           ;
; Power-Up Don't Care                                  ; On           ; On            ;
; NOT Gate Push-Back                                   ; On           ; On            ;
; State Machine Processing                             ; Auto         ; Auto          ;
; VHDL Version                                         ; VHDL93       ; VHDL93        ;
; Verilog Version                                      ; Verilog_2001 ; Verilog_2001  ;
; Preserve fewer node names                            ; On           ; On            ;
; Disk space/compilation speed tradeoff                ; Normal       ; Normal        ;
; Create Debugging Nodes for IP Cores                  ; off          ; off           ;
+------------------------------------------------------+--------------+---------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------------------------------------
; Name               ; Setting                    ;
+--------------------+----------------------------+
; CARRY_CHAIN        ; MANUAL                     ;
; CASCADE_CHAIN      ; MANUAL                     ;
; OPTIMIZE_FOR_SPEED ; 9                          ;
; STYLE              ; FAST                       ;
+--------------------+----------------------------+


+---------------------------------+
; Analysis & Synthesis Files Read ;
+----------------------------------
; File Name ; Read                ;
+-----------+---------------------+


+--------------------------------+
; Analysis & Synthesis Messages  ;
+--------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 11 17:18:02 2004
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off dds -c dds --generate_symbol=D:/MATLAB6/work/GW48_SOPC_1C6_DEMO/dds_L/dds.vhd
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(93): more than one Use Clause imports a declaration of simple name std_logic_2d -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(93): more than one Use Clause imports a declaration of simple name std_logic_2d  -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d  is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1173): more than one Use Clause imports a declaration of simple name std_logic_2d -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1173): more than one Use Clause imports a declaration of simple name std_logic_2d  -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d  is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1177): more than one Use Clause imports a declaration of simple name std_logic_2d -- none of the declarations are directly visible
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1410): more than one Use Clause imports a declaration of simple name std_logic_2d -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1410): more than one Use Clause imports a declaration of simple name std_logic_2d  -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d  is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1533): more than one Use Clause imports a declaration of simple name std_logic_2d -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1533): more than one Use Clause imports a declaration of simple name std_logic_2d  -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d  is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1619): more than one Use Clause imports a declaration of simple name std_logic_2d -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match
Warning: VHDL Use Clause warning at DSPBUILDER.VHD(1619): more than one Use Clause imports a declaration of simple name std_logic_2d  -- none of the declarations are directly visible
Info: VHDL information: object std_logic_2d  is declared at DSPBUILDERPACK.VHD(33)
Info: VHDL information at lpm_pack.vhd(201): duplicate match