?? fet140_ta_pwm05.s43
字號:
;******************************************************************************
; MSP-FET430P140 Demo - Timer_A PWM TA1-2 up-down mode, 32kHz ACLK
;
; Description; This program will generate a two PWM outputs on P1.2/1.3 using
; Timer_A in an up-down mode. The value in CCR0, 128, defines the period/2 and the
; values in CCR1 and CCR1 the duty PWM cycles. Using 32kHz ACLK as TACLK,
; the timer period is 7.8ms with a 75% duty cycle on P1.2 and 25% on P1.3.
; Normal mode LPM3
; ACLK = TACLK = LFXT1 = 32768, MCLK = default DCO ~ 800kHz.
; //*External watch crystal on XIN XOUT is required for ACLK*//
;
; MSP430F149
; -----------------
; /|\| XIN|-
; | | | 32kHz
; --|RST XOUT|-
; | |
; | P1.2|--> CCR1 - 75% PWM
; | P1.3|--> CCR2 - 25% PWM
;
; M.Buccini
; Texas Instruments, Inc
; January 2004
;******************************************************************************
#include "msp430x14x.h"
;-----------------------------------------------------------------------------
ORG 01100h ; Program Start
;-----------------------------------------------------------------------------
RESET mov.w #0A00h,SP ; Initialize 'F149 stackpointer
StopWDT mov.w #WDTPW+WDTHOLD,&WDTCTL ; Stop WDT
SetupP1 bis.b #00Ch,&P1DIR ; P1.2 and P1.3 output
bis.b #00Ch,&P1SEL ; P1.2 and P1.3 TA1/2 otions
SetupC0 mov.w #128,&CCR0 ; PWM Period/2
SetupC1 mov.w #OUTMOD_6,&CCTL1 ; CCR1 toggle/ set
mov.w #32,&CCR1 ; CCR1 PWM Duty Cycle
SetupC2 mov.w #OUTMOD_6,&CCTL2 ; CCR2 toggle/set
mov.w #96,&CCR2 ; CCR2 PWM duty cycle
SetupTA mov.w #TASSEL_1+MC_3,&TACTL ; ACLK, updown mode
;
Mainloop bis.w #LPM3,SR ; Enter LPM3
nop ; Required only for debugger
;
;------------------------------------------------------------------------------
; Interrupt Vectors Used MSP430x13x/14x/15x/16x
;------------------------------------------------------------------------------
ORG 0FFFEh ; MSP430 RESET Vector
DW RESET ;
END
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -