)
    )) & ((~cpu_0_data_master_qualified_request_firmware_ROM_s1 | ~cpu_0_data_master_read | (registered_cpu_0_data_master_read_data_valid_firmware_ROM_s1 & cpu_0_data_master_read))) & ((~cpu_0_data_master_qualified_request_firmware_ROM_s1 | ~cpu_0_data_master_write | (1 & cpu_0_data_master_write))) & (cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave | ~cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave) & ((~cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave | ~cpu_0_data_master_read | (1 & ~jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa & cpu_0_data_master_read))) & ((~cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave | ~cpu_0_data_master_write | (1 & ~jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa & cpu_0_data_master_write))) & (cpu_0_data_master_qualified_request_payload_buffer_s1 | (registered_cpu_0_data_master_read_data_valid_payload_buffer_s1 & cpu_0_data_master_dbs_address[1]) | (cpu_0_data_master_write & !cpu_0_data_master_byteenable_payload_buffer_s1 & cpu_0_data_master_dbs_address[1]) | ~cpu_0_data_master_requests_payload_buffer_s1) & (!cpu_0_data_master_qualified_request_payload_buffer_s1 |
    (cpu_0_data_master_qualified_request_payload_buffer_s1 &
    (!cpu_0_instruction_master_qualified_request_payload_buffer_s1 |
    (cpu_0_instruction_master_qualified_request_payload_buffer_s1 &
    ((d1_payload_buffer_s1_end_xfer)?
    cpu_0_data_master_s_turn_at_payload_buffer_s1: d1_cpu_0_data_master_granted_payload_buffer_s1
    )
    )
    )
    )) & ((~cpu_0_data_master_qualified_request_payload_buffer_s1 | ~cpu_0_data_master_read | (registered_cpu_0_data_master_read_data_valid_payload_buffer_s1 & (cpu_0_data_master_dbs_address[1]) & cpu_0_data_master_read))) & ((~cpu_0_data_master_qualified_request_payload_buffer_s1 | ~cpu_0_data_master_write | (1 & (cpu_0_data_master_dbs_address[1]) & cpu_0_data_master_write))) & ((~cpu_0_data_master_qualified_request_sysid_control_slave | ~cpu_0_data_master_read | (1 & 1 & cpu_0_data_master_read))) & ((~cpu_0_data_master_qualified_request_sysid_control_slave | ~cpu_0_data_master_write | (1 & cpu_0_data_master_write))) & (cpu_0_data_master_qualified_request_cfi_flash_0_s1 | (registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 & cpu_0_data_master_dbs_address[1]) | (cpu_0_data_master_write & !cpu_0_data_master_byteenable_cfi_flash_0_s1 & cpu_0_data_master_dbs_address[1]) | ~cpu_0_data_master_requests_cfi_flash_0_s1) & (!cpu_0_data_master_qualified_request_cfi_flash_0_s1 |
    (cpu_0_data_master_qualified_request_cfi_flash_0_s1 &
    (!cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 |
    (cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 &
    ((d1_tri_state_bridge_0_avalon_slave_end_xfer)?
    cpu_0_data_master_s_turn_at_cfi_flash_0_s1: d1_cpu_0_data_master_granted_cfi_flash_0_s1
    )
    )
    )
    )) & ((~cpu_0_data_master_qualified_request_cfi_flash_0_s1 | ~cpu_0_data_master_read | (registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 & (cpu_0_data_master_dbs_address[1]) & cpu_0_data_master_read)));

  //cascaded wait assignment, which is an e_assign
  assign p1_cpu_0_data_master_waitrequest = ~(r_0 & r_1);

  //r_1 cascaded wait assignment, which is an e_assign
  assign r_1 = ~cpu_0_data_master_qualified_request_cfi_flash_0_s1 | ~cpu_0_data_master_write | (1 & cfi_flash_0_s1_wait_counter_eq_1 & (cpu_0_data_master_dbs_address[1]) & cpu_0_data_master_write);

  //optimize select-logic by passing only those address bits which matter.
  assign cpu_0_data_master_address_to_slave = cpu_0_data_master_address[21 : 0];

  //dummy sink, which is an e_mux
  assign dummy_sink = cpu_0_data_master_address_to_slave |
    cpu_0_data_master_read_data_valid_data_RAM_s1 |
    cpu_0_data_master_requests_data_RAM_s1 |
    cpu_0_data_master_qualified_request_data_RAM_s1 |
    d1_data_RAM_s1_end_xfer |
    cpu_0_data_master_granted_data_RAM_s1 |
    cpu_0_data_master_address_to_slave |
    cpu_0_data_master_read_data_valid_firmware_ROM_s1 |
    cpu_0_data_master_requests_firmware_ROM_s1 |
    cpu_0_data_master_qualified_request_firmware_ROM_s1 |
    d1_firmware_ROM_s1_end_xfer |
    cpu_0_data_master_granted_firmware_ROM_s1 |
    cpu_0_data_master_address_to_slave |
    cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave |
    cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave |
    cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave |
    d1_jtag_uart_0_avalon_jtag_slave_end_xfer |
    cpu_0_data_master_address_to_slave |
    cpu_0_data_master_read_data_valid_payload_buffer_s1 |
    cpu_0_data_master_requests_payload_buffer_s1 |
    cpu_0_data_master_qualified_request_payload_buffer_s1 |
    d1_payload_buffer_s1_end_xfer |
    cpu_0_data_master_granted_payload_buffer_s1 |
    cpu_0_data_master_address_to_slave |
    cpu_0_data_master_requests_sysid_control_slave |
    cpu_0_data_master_qualified_request_sysid_control_slave |
    cpu_0_data_master_granted_sysid_control_slave |
    d1_sysid_control_slave_end_xfer |
    cpu_0_data_master_address_to_slave |
    cpu_0_data_master_read_data_valid_cfi_flash_0_s1 |
    cpu_0_data_master_requests_cfi_flash_0_s1 |
    cpu_0_data_master_qualified_request_cfi_flash_0_s1 |
    d1_tri_state_bridge_0_avalon_slave_end_xfer |
    cpu_0_data_master_granted_cfi_flash_0_s1 |
    cfi_flash_0_s1_wait_counter_eq_0;

  //run register, which is an e_register
  always @(posedge clk or negedge d2_reset_n)
    begin
      if (d2_reset_n == 0)
          cpu_0_data_master_waitrequest <= ~0;
      else if (1)
          cpu_0_data_master_waitrequest <= ~((~(cpu_0_data_master_read | cpu_0_data_master_write))? 0: (~p1_cpu_0_data_master_waitrequest & cpu_0_data_master_waitrequest));
    end


  //cpu_0/data_master readdata mux, which is an e_mux
  assign cpu_0_data_master_readdata = ({32 {~cpu_0_data_master_requests_data_RAM_s1}} | data_RAM_s1_readdata_from_sa) &
    ({32 {~cpu_0_data_master_requests_firmware_ROM_s1}} | firmware_ROM_s1_readdata_from_sa) &
    ({32 {~cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave}} | registered_cpu_0_data_master_readdata) &
    ({32 {~cpu_0_data_master_requests_payload_buffer_s1}} | {payload_buffer_s1_readdata_from_sa,
    dbs_16_reg_segment_0}) &
    ({32 {~cpu_0_data_master_requests_sysid_control_slave}} | sysid_control_slave_readdata_from_sa) &
    ({32 {~cpu_0_data_master_requests_cfi_flash_0_s1}} | {incoming_tri_state_bridge_0_data_with_Xs_converted_to_0,
    dbs_16_reg_segment_0});

  //reset assignment, which is an e_assign
  assign cpu_0_data_master_reset_n = d2_reset_n;

  //unpredictable registered wait state incoming data, which is an e_register
  always @(posedge clk or negedge d2_reset_n)
    begin
      if (d2_reset_n == 0)
          registered_cpu_0_data_master_readdata <= 0;
      else if (1)
          registered_cpu_0_data_master_readdata <= p1_registered_cpu_0_data_master_readdata;
    end


  //registered readdata mux, which is an e_mux
  assign p1_registered_cpu_0_data_master_readdata = {32 {~cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave}} | jtag_uart_0_avalon_jtag_slave_readdata_from_sa;

  //irq assign, which is an e_assign
  assign cpu_0_data_master_irq = {1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    1'b0,
    jtag_uart_0_avalon_jtag_slave_irq_from_sa};

  //no_byte_enables_and_last_term, which is an e_register
  always @(posedge clk or negedge d2_reset_n)
    begin
      if (d2_reset_n == 0)
          cpu_0_data_master_no_byte_enables_and_last_term <= 0;
      else if (1)
          cpu_0_data_master_no_byte_enables_and_last_term <= last_dbs_term_and_run;
    end


  //compute the last dbs term, which is an e_mux
  assign last_dbs_term_and_run = (cpu_0_data_master_requests_payload_buffer_s1)? (((cpu_0_data_master_dbs_address == 2'b10) & cpu_0_data_master_write & !cpu_0_data_master_byteenable_payload_buffer_s1)) :
    (((cpu_0_data_master_dbs_address == 2'b10) & cpu_0_data_master_write & !cpu_0_data_master_byteenable_cfi_flash_0_s1));

  //pre dbs count enable, which is an e_mux
  assign pre_dbs_count_enable = (((~cpu_0_data_master_no_byte_enables_and_last_term) & cpu_0_data_master_requests_payload_buffer_s1 & cpu_0_data_master_write & !cpu_0_data_master_byteenable_payload_buffer_s1)) |
    cpu_0_data_master_read_data_valid_payload_buffer_s1 |
    (cpu_0_data_master_granted_payload_buffer_s1 & cpu_0_data_master_write & 1) |
    (((~cpu_0_data_master_no_byte_enables_and_last_term) & cpu_0_data_master_requests_cfi_flash_0_s1 & cpu_0_data_master_write & !cpu_0_data_master_byteenable_cfi_flash_0_s1)) |
    cpu_0_data_master_read_data_valid_cfi_flash_0_s1 |
    ((cpu_0_data_master_granted_cfi_flash_0_s1 & cpu_0_data_master_write & 1 & ({cfi_flash_0_s1_wait_counter_eq_0 & ~d1_tri_state_bridge_0_avalon_slave_end_xfer})));

  //input to dbs-16 stored 0, which is an e_mux
  assign p1_dbs_16_reg_segment_0 = (cpu_0_data_master_requests_payload_buffer_s1)? payload_buffer_s1_readdata_from_sa :
    incoming_tri_state_bridge_0_data_with_Xs_converted_to_0;

  //dbs register for dbs-16 segment 0, which is an e_register
  always @(posedge clk or negedge d2_reset_n)
    begin
      if (d2_reset_n == 0)
          dbs_16_reg_segment_0 <= 0;
      else if (dbs_count_enable & ((cpu_0_data_master_dbs_address[1]) == 0))
          dbs_16_reg_segment_0 <= p1_dbs_16_reg_segment_0;
    end


  //mux write dbs 1, which is an e_mux
  assign cpu_0_data_master_dbs_write_16 = (cpu_0_data_master_dbs_address[1])? cpu_0_data_master_writedata[31 : 16] :
    (~(cpu_0_data_master_dbs_address[1]))? cpu_0_data_master_writedata[15 : 0] :
    (cpu_0_data_master_dbs_address[1])? cpu_0_data_master_writedata[31 : 16] :
    cpu_0_data_master_writedata[15 : 0];

  //dbs count increment, which is an e_mux
  assign cpu_0_data_master_dbs_increment = (cpu_0_data_master_requests_payload_buffer_s1)? 2 :
    (cpu_0_data_master_requests_cfi_flash_0_s1)? 2 :
    0;

  //dbs counter overflow, which is an e_assign
  assign dbs_counter_overflow = cpu_0_data_master_dbs_address[1] & !(next_dbs_address[1]);

  //next master address, which is an e_assign
  assign next_dbs_address = cpu_0_data_master_dbs_address + cpu_0_data_master_dbs_increment;

  //dbs count enable, which is an e_mux
  assign dbs_count_enable = pre_dbs_count_enable &
    (~(cpu_0_data_master_requests_payload_buffer_s1 & ~cpu_0_data_master_waitrequest & cpu_0_data_master_write));

  //dbs counter, which is an e_register
  always @(posedge clk or negedge d2_reset_n)
    begin
      if (d2_reset_n == 0)
          cpu_0_data_master_dbs_address <= 0;
      else if (dbs_count_enable)
          cpu_0_data_master_dbs_address <= next_dbs_address;
    end



  // exemplar attribute cpu_0_data_master_arbitrator auto_dissolve FALSE

endmodule


module cpu_0_instruction_master_arbitrator (
                                             // inputs:
                                              cfi_flash_0_s1_wait_counter_eq_0,
                                              clk,
                                              cpu_0_data_master_qualified_request_cfi_flash_0_s1,
                                              cpu_0_data_master_qualified_request_data_RAM_s1,
                                              cpu_0_data_master_qualified_request_firmware_ROM_s1,