'2':;NODE_NAME	C39 2 '@DESIGN1.SCHEMATIC1(SCH_1):I26783612743@DISCRETE.CAP.NORMAL(CHIPS)': '2':;NODE_NAME	C41 2 '@DESIGN1.SCHEMATIC1(SCH_1):I26810213046@DISCRETE.CAP NP.NORMAL(CHIPS)': '2':;NODE_NAME	C35 2 '@DESIGN1.SCHEMATIC1(SCH_1):I26736612541@DISCRETE.CAP NP.NORMAL(CHIPS)': '2':;NODE_NAME	U12 5 '@DESIGN1.SCHEMATIC1(SCH_1):I11684492@VIQ.LM2576X/TO263_0.NORMAL(CHIPS)': 'O\N\/OFF':;NODE_NAME	U11 2 '@DESIGN1.SCHEMATIC1(SCH_1):I26721612440@REGULATOR.ICL8069/TO.NORMAL(CHIPS)': 'ANODE':;NODE_NAME	C43 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684524@DISCRETE.CAP.NORMAL(CHIPS)': '2':;NODE_NAME	C42 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684508@DISCRETE.CAP.NORMAL(CHIPS)': '2':;NODE_NAME	C40 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684422@DISCRETE.CAP NP.NORMAL(CHIPS)': '2':;NODE_NAME	C36 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684256@DISCRETE.CAP NP.NORMAL(CHIPS)': '2':;NODE_NAME	U13 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11684644@VIQ.LT1117-3_2.3/SO.NORMAL(CHIPS)': 'ADJ':;NODE_NAME	C46 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684802@DISCRETE.CAP.NORMAL(CHIPS)': '2':;NODE_NAME	C44 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684694@DISCRETE.CAP NP.NORMAL(CHIPS)': '2':;NODE_NAME	U14 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11684866@VIQ.LT1117-3_2.3/SO.NORMAL(CHIPS)': 'ADJ':;NODE_NAME	C47 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684830@DISCRETE.CAP.NORMAL(CHIPS)': '2':;NODE_NAME	C45 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684718@DISCRETE.CAP NP.NORMAL(CHIPS)': '2':;NODE_NAME	U10 32 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'A0':;NODE_NAME	U10 42 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'GND1':;NODE_NAME	U10 21 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'GND0':;NODE_NAME	U10 48 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'GND2':;NODE_NAME	U10 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'NCE1':;NODE_NAME	U10 29 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'NCE2':;NODE_NAME	U8 41 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSS1':;NODE_NAME	U8 28 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSS0':;NODE_NAME	U8 12 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ1':;NODE_NAME	U8 52 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ3':;NODE_NAME	U8 54 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSS2':;NODE_NAME	U8 6 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ0':;NODE_NAME	U8 46 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ2':;NODE_NAME	U9 28 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSS0':;NODE_NAME	U9 41 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSS1':;NODE_NAME	U9 54 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSS2':;NODE_NAME	U9 6 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ0':;NODE_NAME	U9 12 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ1':;NODE_NAME	U9 46 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ2':;NODE_NAME	U9 52 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VSSQ3':;NODE_NAME	C23 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634591@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C22 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634575@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C26 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634559@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C25 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634543@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C24 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634527@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C21 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634503@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C20 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11634487@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	U19 F6 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI5':;NODE_NAME	U19 R5 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSOP1':;NODE_NAME	U19 P12 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSOP2':;NODE_NAME	U19 T14 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSA_ADC':;NODE_NAME	U19 T9 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSOP3':;NODE_NAME	U19 F9 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI4':;NODE_NAME	U19 H15 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI1':;NODE_NAME	U19 F11 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI2':;NODE_NAME	U19 M13 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI_MPLL':;NODE_NAME	U19 B17 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI3':;NODE_NAME	U19 N15 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSI_UPLL':;NODE_NAME	C7 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629011@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C5 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629043@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C6 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11628995@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C8 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629027@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C12 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629315@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C13 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629331@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C10 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629283@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C9 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629267@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	C11 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11629299@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '2':;NODE_NAME	U19 H1 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM7':;NODE_NAME	U19 N8 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM4':;NODE_NAME	U19 M1 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM5':;NODE_NAME	U19 M5 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM3':;NODE_NAME	U19 J7 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM6':;NODE_NAME	U19 E6 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP8':;NODE_NAME	U19 U4 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM1':;NODE_NAME	U19 A12 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP7':;NODE_NAME	U19 M9 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSIARM2':;NODE_NAME	U19 F12 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP9':;NODE_NAME	U19 C10 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP2':;NODE_NAME	U19 F3 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP3':;NODE_NAME	U19 D3 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP6':;NODE_NAME	U19 G9 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP5':;NODE_NAME	U19 F8 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP4':;NODE_NAME	U19 D15 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSMOP1':;NODE_NAME	U19 H13 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSOP5':;NODE_NAME	U19 F5 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSOP6':;NODE_NAME	U19 K5 '@DESIGN1.SCHEMATIC1(SCH_1):I11728482@LIBRARY2.ARM S3C2410D.NORMAL(CHIPS)': 'VSSOP4':;NODE_NAME	R78 2 '@DESIGN1.SCHEMATIC1(SCH_1):I64345060@DISCRETE.RESISTOR.NORMAL(CHIPS)': '2':;NODE_NAME	R77 2 '@DESIGN1.SCHEMATIC1(SCH_1):I64342380@DISCRETE.RESISTOR.NORMAL(CHIPS)': '2':;NODE_NAME	U16 4 '@DESIGN1.SCHEMATIC1(SCH_1):I64304170@DESIGN1.USB HOST_1.NORMAL(CHIPS)': 'GND':;NODE_NAME	U16 5 '@DESIGN1.SCHEMATIC1(SCH_1):I64304170@DESIGN1.USB HOST_1.NORMAL(CHIPS)': 'SHIELD':;NODE_NAME	R17 1 '@DESIGN1.SCHEMATIC1(SCH_1):I340510556571@DISCRETE.RESISTOR.NORMAL(CHIPS)': '1':;NODE_NAME	U19 T13 '@DESIGN1.SCHEMATIC1(SCH_1):I11726156@LIBRARY2.ARM S3C2410B.NORMAL(CHIPS)': 'OM3':;NODE_NAME	U19 U14 '@DESIGN1.SCHEMATIC1(SCH_1):I11726156@LIBRARY2.ARM S3C2410B.NORMAL(CHIPS)': 'OM2':;NODE_NAME	C1 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11622729@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C2 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11622745@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	U19 U15 '@DESIGN1.SCHEMATIC1(SCH_1):I11724838@LIBRARY2.ARM S3C2410A.NORMAL(CHIPS)': 'OM1':;NET_NAME'N11684042' '@DESIGN1.SCHEMATIC1(SCH_1):N11684042': C_SIGNAL='@design1.schematic1(sch_1):n11684042';NODE_NAME	U12 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684492@VIQ.LM2576X/TO263_0.NORMAL(CHIPS)': 'OUT':;NODE_NAME	U11 1 '@DESIGN1.SCHEMATIC1(SCH_1):I26721612440@REGULATOR.ICL8069/TO.NORMAL(CHIPS)': 'CATHODE':;NODE_NAME	R36 1 '@DESIGN1.SCHEMATIC1(SCH_1):I26754412642@DISCRETE.RESISTOR.NORMAL(CHIPS)': '1':;NODE_NAME	L2 1 '@DESIGN1.SCHEMATIC1(SCH_1):I26785212844@DISCRETE.INDUCTOR.NORMAL(CHIPS)': '1':;NET_NAME'+12V' '@DESIGN1.SCHEMATIC1(SCH_1):+12V': C_SIGNAL='@design1.schematic1(sch_1):\+12v\';NODE_NAME	J2 3 '@DESIGN1.SCHEMATIC1(SCH_1):I11684306@CONNECTOR.PHONEJACK.NORMAL(CHIPS)': '3':;NODE_NAME	F1 1 '@DESIGN1.SCHEMATIC1(SCH_1):I267430443912339@VIQB6.FUSE_0.NORMAL(CHIPS)': '1':;NET_NAME'VCC33' '@DESIGN1.SCHEMATIC1(SCH_1):VCC33': C_SIGNAL='@design1.schematic1(sch_1):vcc33';NODE_NAME	R37 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11963469@DISCRETE.RESISTOR.NORMAL(CHIPS)': '1':;NODE_NAME	TP4 1 '@DESIGN1.SCHEMATIC1(SCH_1):I26816213349@CONNECTOR.TEST POINT.NORMAL(CHIPS)': '1':;NODE_NAME	C47 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11684830@DISCRETE.CAP.NORMAL(CHIPS)': '1':;NODE_NAME	C45 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11684718@DISCRETE.CAP NP.NORMAL(CHIPS)': '1':;NODE_NAME	U14 2 '@DESIGN1.SCHEMATIC1(SCH_1):I11684866@VIQ.LT1117-3_2.3/SO.NORMAL(CHIPS)': 'VOUT':;NODE_NAME	U10 31 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'NBYTE':;NODE_NAME	U10 43 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'VCC2':;NODE_NAME	U10 37 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'VCC1':;NODE_NAME	U10 9 '@DESIGN1.SCHEMATIC1(SCH_1):I11638680@LIBRARY1.K28F128J3A150.NORMAL(CHIPS)': 'VCC0':;NODE_NAME	R33 2 '@DESIGN1.SCHEMATIC1(SCH_1):I10171815@DISCRETE.R.NORMAL(CHIPS)': '2':;NODE_NAME	U8 27 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDD2':;NODE_NAME	U8 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDD0':;NODE_NAME	U8 14 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDD1':;NODE_NAME	U8 3 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ0':;NODE_NAME	U8 9 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ1':;NODE_NAME	U8 49 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ3':;NODE_NAME	U8 43 '@DESIGN1.SCHEMATIC1(SCH_1):I11151925@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ2':;NODE_NAME	U9 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDD0':;NODE_NAME	U9 14 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDD1':;NODE_NAME	U9 27 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDD2':;NODE_NAME	U9 3 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ0':;NODE_NAME	U9 9 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ1':;NODE_NAME	U9 43 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ2':;NODE_NAME	U9 49 '@DESIGN1.SCHEMATIC1(SCH_1):I11152902@LIBRARY1.K4S561632C.NORMAL(CHIPS)': 'VDDQ3':;NODE_NAME	C26 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634559@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C25 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634543@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C22 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634575@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C21 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634503@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C24 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634527@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C23 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634591@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C20 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11634487@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C9 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11629267@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C10 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11629283@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;NODE_NAME	C12 1 '@DESIGN1.SCHEMATIC1(SCH_1):I11629315@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)': '1':;