?? register.h
字號(hào):
/*********************************************************************
* Filename: f2407_c.h *
* *
* Author: David M. Alter, Texas Instruments Inc. *
* *
* Last Modified: 03/14/01 *
* *
* Description: LF2407 DSP register definitions for C-code. *
*********************************************************************/
/* Core registers */
#define IMR *(volatile unsigned int *)0x0004 /* Interrupt mask reg */
#define GREG *(volatile unsigned int *)0x0005 /* Global memory allocation reg */
#define IFR *(volatile unsigned int *)0x0006 /* Interrupt flag reg */
/* System configuration and interrupt registers */
#define PIRQR0 *(volatile unsigned int *)0x7010 /* Peripheral interrupt request reg 0 */
#define PIRQR1 *(volatile unsigned int *)0x7011 /* Peripheral interrupt request reg 1 */
#define PIRQR2 *(volatile unsigned int *)0x7012 /* Peripheral interrupt request reg 2 */
#define PIACKR0 *(volatile unsigned int *)0x7014 /* Peripheral interrupt acknowledge reg 0 */
#define PIACKR1 *(volatile unsigned int *)0x7015 /* Peripheral interrupt acknowledge reg 1 */
#define PIACKR2 *(volatile unsigned int *)0x7016 /* Peripheral interrupt acknowledge reg 2 */
#define SCSR1 *(volatile unsigned int *)0x7018 /* System control & status reg 1 */
#define SCSR2 *(volatile unsigned int *)0x7019 /* System control & status reg 2 */
#define DINR *(volatile unsigned int *)0x701C /* Device identification reg */
#define PIVR *(volatile unsigned int *)0x701E /* Peripheral interrupt vector reg */
/* Watchdog timer (WD) registers */
#define WDCNTR *(volatile unsigned int *)0x7023 /* WD counter reg */
#define WDKEY *(volatile unsigned int *)0x7025 /* WD reset key reg */
#define WDCR *(volatile unsigned int *)0x7029 /* WD timer control reg */
/* Serial Peripheral Interface (SPI) registers */
#define SPICCR *(volatile unsigned int *)0x7040 /* SPI configuration control reg */
#define SPICTL *(volatile unsigned int *)0x7041 /* SPI operation control reg */
#define SPISTS *(volatile unsigned int *)0x7042 /* SPI status reg */
#define SPIBRR *(volatile unsigned int *)0x7044 /* SPI baud rate reg */
#define SPIRXEMU *(volatile unsigned int *)0x7046 /* SPI emulation buffer reg */
#define SPIRXBUF *(volatile unsigned int *)0x7047 /* SPI serial receive buffer reg */
#define SPITXBUF *(volatile unsigned int *)0x7048 /* SPI serial transmit buffer reg */
#define SPIDAT *(volatile unsigned int *)0x7049 /* SPI serial data reg */
#define SPIPRI *(volatile unsigned int *)0x704F /* SPI priority control reg */
/* SCI registers */
#define SCICCR *(volatile unsigned int *)0x7050 /* SCI communication control reg */
#define SCICTL1 *(volatile unsigned int *)0x7051 /* SCI control reg 1 */
#define SCIHBAUD *(volatile unsigned int *)0x7052 /* SCI baud-select reg, high bits */
#define SCILBAUD *(volatile unsigned int *)0x7053 /* SCI baud-select reg, low bits */
#define SCICTL2 *(volatile unsigned int *)0x7054 /* SCI control reg 2 */
#define SCIRXST *(volatile unsigned int *)0x7055 /* SCI receiver status reg */
#define SCIRXEMU *(volatile unsigned int *)0x7056 /* SCI emulation data buffer reg */
#define SCIRXBUF *(volatile unsigned int *)0x7057 /* SCI receiver data buffer reg */
#define SCITXBUF *(volatile unsigned int *)0x7059 /* SCI transmit data buffer reg */
#define SCIPRI *(volatile unsigned int *)0x705F /* SCI priority control reg */
/* External interrupt configuration registers */
#define XINT1CR *(volatile unsigned int *)0x7070 /* Ext interrupt 1 config reg */
#define XINT2CR *(volatile unsigned int *)0x7071 /* Ext interrupt 2 config reg */
/* Digital I/O registers */
#define MCRA *(volatile unsigned int *)0x7090 /* I/O mux control reg A */
#define MCRB *(volatile unsigned int *)0x7092 /* I/O mux control reg B */
#define MCRC *(volatile unsigned int *)0x7094 /* I/O mux control reg C */
#define PADATDIR *(volatile unsigned int *)0x7098 /* I/O port A data & dir reg */
#define PBDATDIR *(volatile unsigned int *)0x709A /* I/O port B data & dir reg */
#define PCDATDIR *(volatile unsigned int *)0x709C /* I/O port C data & dir reg */
#define PDDATDIR *(volatile unsigned int *)0x709E /* I/O port D data & dir reg */
#define PEDATDIR *(volatile unsigned int *)0x7095 /* I/O port E data & dir reg */
#define PFDATDIR *(volatile unsigned int *)0x7096 /* I/O port F data & dir reg */
/* Analog-to-Digital Converter (ADC) registers */
#define ADCTRL1 *(volatile unsigned int *)0x70A0 /* ADC control reg 1 */
#define ADCTRL2 *(volatile unsigned int *)0x70A1 /* ADC control reg 2 */
#define MAXCONV *(volatile unsigned int *)0x70A2 /* Maximum conversion channels reg */
#define CHSELSEQ1 *(volatile unsigned int *)0x70A3 /* Channel select sequencing control reg 1 */
#define CHSELSEQ2 *(volatile unsigned int *)0x70A4 /* Channel select sequencing control reg 2 */
#define CHSELSEQ3 *(volatile unsigned int *)0x70A5 /* Channel select sequencing control reg 3 */
#define CHSELSEQ4 *(volatile unsigned int *)0x70A6 /* Channel select sequencing control reg 4 */
#define AUTO_SEQ_SR *(volatile unsigned int *)0x70A7 /* Autosequence status reg */
#define RESULT0 *(volatile unsigned int *)0x70A8 /* Conversion result buffer reg 0 */
#define RESULT1 *(volatile unsigned int *)0x70A9 /* Conversion result buffer reg 1 */
#define RESULT2 *(volatile unsigned int *)0x70AA /* Conversion result buffer reg 2 */
#define RESULT3 *(volatile unsigned int *)0x70AB /* Conversion result buffer reg 3 */
#define RESULT4 *(volatile unsigned int *)0x70AC /* Conversion result buffer reg 4 */
#define RESULT5 *(volatile unsigned int *)0x70AD /* Conversion result buffer reg 5 */
#define RESULT6 *(volatile unsigned int *)0x70AE /* Conversion result buffer reg 6 */
#define RESULT7 *(volatile unsigned int *)0x70AF /* Conversion result buffer reg 7 */
#define RESULT8 *(volatile unsigned int *)0x70B0 /* Conversion result buffer reg 8 */
#define RESULT9 *(volatile unsigned int *)0x70B1 /* Conversion result buffer reg 9 */
#define RESULT10 *(volatile unsigned int *)0x70B2 /* Conversion result buffer reg 10 */
#define RESULT11 *(volatile unsigned int *)0x70B3 /* Conversion result buffer reg 11 */
#define RESULT12 *(volatile unsigned int *)0x70B4 /* Conversion result buffer reg 12 */
#define RESULT13 *(volatile unsigned int *)0x70B5 /* Conversion result buffer reg 13 */
#define RESULT14 *(volatile unsigned int *)0x70B6 /* Conversion result buffer reg 14 */
#define RESULT15 *(volatile unsigned int *)0x70B7 /* Conversion result buffer reg 15 */
#define CALIBRATION *(volatile unsigned int *)0x70B8 /* Calibration result reg */
/* Controller Area Network (CAN) registers */
#define MDER *(volatile unsigned int *)0x7100 /* CAN mailbox direction/enable reg */
#define TCR *(volatile unsigned int *)0x7101 /* CAN transmission control reg */
#define RCR *(volatile unsigned int *)0x7102 /* CAN receive control reg */
#define MCR *(volatile unsigned int *)0x7103 /* CAN master control reg */
#define BCR2 *(volatile unsigned int *)0x7104 /* CAN bit config reg 2 */
#define BCR1 *(volatile unsigned int *)0x7105 /* CAN bit config reg 1 */
#define ESR *(volatile unsigned int *)0x7106 /* CAN error status reg */
#define GSR *(volatile unsigned int *)0x7107 /* CAN global status reg */
#define CEC *(volatile unsigned int *)0x7108 /* CAN trans and rcv err counters */
#define CAN_IFR *(volatile unsigned int *)0x7109 /* CAN interrupt flag reg */
#define CAN_IMR *(volatile unsigned int *)0x710a /* CAN interrupt mask reg */
#define LAM0_H *(volatile unsigned int *)0x710b /* CAN local acceptance mask MBX0/1 */
#define LAM0_L *(volatile unsigned int *)0x710c /* CAN local acceptance mask MBX0/1 */
#define LAM1_H *(volatile unsigned int *)0x710d /* CAN local acceptance mask MBX2/3 */
#define LAM1_L *(volatile unsigned int *)0x710e /* CAN local acceptance mask MBX2/3 */
#define MSGID0L *(volatile unsigned int *)0x7200 /* CAN message ID for mailbox 0 (lower 16 bits) */
?? 快捷鍵說(shuō)明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號(hào)
Ctrl + =
減小字號(hào)
Ctrl + -