library verilog;use verilog.vl_types.all;entity reg2 is    port(        \in\            : in     vl_logic_vector(1 downto 0);        \out\           : out    vl_logic_vector(1 downto 0);        clk             : in     vl_logic    );end reg2;