Classic Timing Analyzer report for ledwater
Tue Aug 28 20:40:56 2007
Quartus II Version 7.0 Build 33 02/05/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pll20:u1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'sck'
  7. Clock Hold: 'pll20:u1|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+----------+----------------------------------+------------------------------------------------+-----------+-----------+----------------------------------------+----------------------------------------+--------------+
; Type                                                  ; Slack    ; Required Time                    ; Actual Time                                    ; From      ; To        ; From Clock                             ; To Clock                               ; Failed Paths ;
+-------------------------------------------------------+----------+----------------------------------+------------------------------------------------+-----------+-----------+----------------------------------------+----------------------------------------+--------------+
; Worst-case tsu                                        ; N/A      ; None                             ; 0.828 ns                                       ; sda       ; reg32[31] ; --                                     ; sck                                    ; 0            ;
; Worst-case tco                                        ; N/A      ; None                             ; 9.778 ns                                       ; Ram0~16   ; output[1] ; clk                                    ; --                                     ; 0            ;
; Worst-case th                                         ; N/A      ; None                             ; -0.776 ns                                      ; sda       ; reg32[31] ; --                                     ; sck                                    ; 0            ;
; Clock Setup: 'pll20:u1|altpll:altpll_component|_clk0' ; 1.996 ns ; 180.02 MHz ( period = 5.555 ns ) ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cnt[0]    ; Ram0~19   ; pll20:u1|altpll:altpll_component|_clk0 ; pll20:u1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'sck'                                    ; N/A      ; None                             ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; reg32[30] ; reg32[29] ; sck                                    ; sck                                    ; 0            ;
; Clock Hold: 'pll20:u1|altpll:altpll_component|_clk0'  ; 1.323 ns ; 180.02 MHz ( period = 5.555 ns ) ; N/A                                            ; cnt[7]    ; cnt[7]    ; pll20:u1|altpll:altpll_component|_clk0 ; pll20:u1|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                          ;          ;                                  ;                                                ;           ;           ;                                        ;                                        ; 0            ;
+-------------------------------------------------------+----------+----------------------------------+------------------------------------------------+-----------+-----------+----------------------------------------+----------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;