/*****************************************************************************
 *   mci.h:  Header file for NXP LPC2xxx Family Microprocessors
 *
 *   Copyright(C) 2006, NXP Semiconductor
 *   All rights reserved.
 *
 *   History
 *   2006.07.20  ver 1.00    Prelimnary version, first Release
 *
******************************************************************************/
#ifndef __MCI_H 
#define __MCI_H

#define MCI_DMA_ENABLED		0

/* see master definition file lpc230x.h for more details */
#define MCI_FIFO_BASE		MCI_BASE_ADDR + 0x80
#define MCI_FIFO_INDEX		0x04

/* SD/MMC Command list, per MMC spec. SD Memory Card Spec. Simplified version */
#define GO_IDLE_STATE		0		/* GO_IDLE_STATE(MMC) or RESET(SD) */
#define SEND_OP_COND		1		/* SEND_OP_COND(MMC) or ACMD41(SD) */
#define ALL_SEND_CID		2		/* ALL SEND_CID */
#define SET_RELATIVE_ADDR	3		/* SET_RELATE_ADDR */
#define SET_ACMD_BUS_WIDTH	6
#define SELECT_CARD			7		/* SELECT/DESELECT_CARD */
#define SEND_CSD			9		/* SEND_CSD */
#define STOP_TRANSMISSION	12		/* Stop either READ or WRITE operation */
#define SEND_STATUS			13		/* SEND_STATUS */
#define SET_BLOCK_LEN		16		/* SET_BLOCK_LEN */
#define READ_SINGLE_BLOCK	17		/* READ_SINGLE_BLOCK */
#define WRITE_BLOCK			24		/* WRITE_BLOCK */
#define SEND_APP_OP_COND	41		/* ACMD41 for SD card */		
#define APP_CMD				55		/* APP_CMD, the following will a ACMD */

#define OCR_INDEX			0x00FF8000
// #define OCR_INDEX			0x00000000
// #define OCR_INDEX			1 << 23 

#define CARD_STATUS_ACMD_ENABLE		1 << 5
#define CARD_STATUS_RDY_DATA		1 << 8
#define CARD_STATUS_CURRENT_STATE	0x0F << 9
#define CARD_STATUS_ERASE_RESET		1 << 13

#define SLOW_RATE			1
#define NORMAL_RATE			2

#define CARD_UNKNOWN		0
#define MMC_CARD			1
#define SD_CARD				2

#define MCLKDIV_SLOW		0x31
#define MCLKDIV_NORMAL		0x7

#define DATA_TIMER_VALUE	0x10000

#define EXPECT_NO_RESP		0
#define EXPECT_SHORT_RESP	1
#define EXPECT_LONG_RESP	2

/* For the SD card I tested, the minimum block length is 512 */
/* For MMC, the restriction is loose, due to the variety of SD and MMC
card support, ideally, the driver should read CSD register to find the 
speed and block length for the card, and set them accordingly. */
/* In this driver example, it will support both MMC and SD cards, it
does read the information by send SEND_CSD to poll the card status,
but, it doesn't configure them accordingly. this is not intended to 
support all the SD and MMC card. */ 

/* DATA_BLOCK_LEN table
	DATA_BLOCK_LEN			Actual Size( BLOCK_LENGTH )
	11						2048
	10						1024
	9						512
	8						256
	7						128
	6						64
	5						32
	4						16
	3						8
	2						4
	1						2
*/

/* To simplify the programming, please note that, BLOCK_LENGTH is a multiple 
of FIFO_SIZE */
#define DATA_BLOCK_LEN		9	/* Block size field in DATA_CTRL */
#define BLOCK_LENGTH		1 << DATA_BLOCK_LEN
								/* for SD card, 128, the size of the flash */
								/* card is 512 * 128 = 64K */
#define BLOCK_NUM			0x80		
#define FIFO_SIZE			16

#define BUS_WIDTH_1BIT		0
#define BUS_WIDTH_4BITS		10

/* MCI Status register bit information */
#define MCI_CMD_CRC_FAIL	1 << 0
#define MCI_DATA_CRC_FAIL	1 << 1
#define MCI_CMD_TIMEOUT		1 << 2
#define MCI_DATA_TIMEOUT	1 << 3
#define MCI_TX_UNDERRUN		1 << 4
#define MCI_RX_OVERRUN		1 << 5
#define MCI_CMD_RESP_END	1 << 6
#define MCI_CMD_SENT		1 << 7
#define MCI_DATA_END		1 << 8
#define MCI_START_BIT_ERR	1 << 9
#define MCI_DATA_BLK_END	1 << 10
#define MCI_CMD_ACTIVE		1 << 11
#define MCI_TX_ACTIVE		1 << 12
#define MCI_RX_ACTIVE		1 << 13
#define MCI_TX_HALF_EMPTY	1 << 14
#define MCI_RX_HALF_FULL	1 << 15
#define MCI_TX_FIFO_FULL	1 << 16
#define MCI_RX_FIFO_FULL	1 << 17
#define MCI_TX_FIFO_EMPTY	1 << 18
#define MCI_RX_FIFO_EMPTY	1 << 19
#define MCI_TX_DATA_AVAIL	1 << 20
#define MCI_RX_DATA_AVAIL	1 << 21

#define CMD_INT_MASK		(MCI_CMD_CRC_FAIL | MCI_CMD_TIMEOUT | MCI_CMD_RESP_END \
			| MCI_CMD_SENT | MCI_CMD_ACTIVE)
#define DATA_ERR_INT_MASK	(MCI_DATA_CRC_FAIL | MCI_DATA_TIMEOUT | MCI_TX_UNDERRUN \
			| MCI_RX_OVERRUN | MCI_START_BIT_ERR)
#define DATA_INT_MASK		(MCI_DATA_END | MCI_DATA_BLK_END | MCI_TX_ACTIVE \
			| MCI_RX_ACTIVE)
#define FIFO_INT_MASK		(MCI_TX_HALF_EMPTY | MCI_RX_HALF_FULL | MCI_TX_FIFO_FULL \
			| MCI_RX_FIFO_FULL | MCI_TX_FIFO_EMPTY | MCI_RX_DATA_AVAIL \
			| MCI_TX_DATA_AVAIL | MCI_RX_FIFO_EMPTY)
#define DATA_TX_INT_MASK	MCI_DATA_CRC_FAIL | MCI_DATA_TIMEOUT | MCI_TX_UNDERRUN \
			| MCI_START_BIT_ERR | MCI_DATA_END | MCI_DATA_BLK_END | MCI_TX_ACTIVE
#define DATA_RX_INT_MASK	MCI_DATA_CRC_FAIL | MCI_DATA_TIMEOUT | MCI_RX_OVERRUN \
			| MCI_START_BIT_ERR | MCI_DATA_END | MCI_DATA_BLK_END | MCI_RX_ACTIVE

#define DMA_INT_MASK		(MCI_DATA_END | MCI_DATA_BLK_END)
#define ERR_TX_INT_MASK (MCI_DATA_CRC_FAIL | MCI_DATA_TIMEOUT | MCI_TX_UNDERRUN \
			| MCI_START_BIT_ERR)
#define ERR_RX_INT_MASK (MCI_DATA_CRC_FAIL | MCI_DATA_TIMEOUT | MCI_RX_OVERRUN  \
			| MCI_START_BIT_ERR)

/* Error code on the command response. */
#define INVALID_RESPONSE	0xFFFFFFFF

extern void MCI_TXEnable( void );
extern void MCI_TXDisable( void );
extern void MCI_RXEnable( void );
extern void MCI_RXDisable( void );

extern void Set_MCIClock( DWORD clockrate );
extern void MCI_SendCmd( DWORD CmdIndex, DWORD Argument, DWORD ExpectResp, DWORD AllowTimeout );
extern DWORD MCI_GetCmdResp( DWORD CmdIndex, DWORD NeedRespFlag, DWORD *CmdRespStatus );
extern DWORD MCI_Init( void );

extern DWORD MCI_CardInit( void );
extern DWORD MCI_Go_Idle_State( void );
extern DWORD MCI_Check_CID( void );
extern DWORD MCI_Set_Address( void );
extern DWORD MCI_Send_CSD( void );
extern DWORD MCI_Select_Card( void );
extern DWORD MCI_Send_Status( void );
extern DWORD MCI_Set_BlockLen( DWORD blockLength );
extern DWORD MCI_Send_ACMD_Bus_Width( DWORD buswidth );
extern DWORD MCI_Send_Stop( void );

extern DWORD MCI_Write_Block( DWORD blockNum );
extern DWORD MCI_Read_Block( DWORD blockNum );

#endif /* end __MCI_H */
/****************************************************************************
**                            End Of File
****************************************************************************/