module mainctrl( clk, phase,cs);
input clk;
output cs;
output[7:0] phase;

reg[13:0] counter;

always @(posedge clk)
  begin
	counter=counter+1;
  end

assign phase=counter[13:6];
assign cs=counter[3];
endmodule