/*******************************************************************************  Intel 10 Gigabit PCI Express Linux driver  Copyright(c) 1999 - 2007 Intel Corporation.  This program is free software; you can redistribute it and/or modify it  under the terms and conditions of the GNU General Public License,  version 2, as published by the Free Software Foundation.  This program is distributed in the hope it will be useful, but WITHOUT  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for  more details.  You should have received a copy of the GNU General Public License along with  this program; if not, write to the Free Software Foundation, Inc.,  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.  The full GNU General Public License is included in this distribution in  the file called "COPYING".  Contact Information:  Linux NICS <linux.nics@intel.com>  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497*******************************************************************************/#ifndef _IXGBE_TYPE_H_#define _IXGBE_TYPE_H_#include <linux/types.h>/* Vendor ID */#define IXGBE_INTEL_VENDOR_ID   0x8086/* Device IDs */#define IXGBE_DEV_ID_82598AF_DUAL_PORT   0x10C6#define IXGBE_DEV_ID_82598AF_SINGLE_PORT 0x10C7#define IXGBE_DEV_ID_82598AT_DUAL_PORT   0x10C8#define IXGBE_DEV_ID_82598EB_CX4         0x10DD/* General Registers */#define IXGBE_CTRL      0x00000#define IXGBE_STATUS    0x00008#define IXGBE_CTRL_EXT  0x00018#define IXGBE_ESDP      0x00020#define IXGBE_EODSDP    0x00028#define IXGBE_LEDCTL    0x00200#define IXGBE_FRTIMER   0x00048#define IXGBE_TCPTIMER  0x0004C/* NVM Registers */#define IXGBE_EEC       0x10010#define IXGBE_EERD      0x10014#define IXGBE_FLA       0x1001C#define IXGBE_EEMNGCTL  0x10110#define IXGBE_EEMNGDATA 0x10114#define IXGBE_FLMNGCTL  0x10118#define IXGBE_FLMNGDATA 0x1011C#define IXGBE_FLMNGCNT  0x10120#define IXGBE_FLOP      0x1013C#define IXGBE_GRC       0x10200/* Interrupt Registers */#define IXGBE_EICR      0x00800#define IXGBE_EICS      0x00808#define IXGBE_EIMS      0x00880#define IXGBE_EIMC      0x00888#define IXGBE_EIAC      0x00810#define IXGBE_EIAM      0x00890#define IXGBE_EITR(_i) (0x00820 + ((_i) * 4)) /* 0x820-0x86c */#define IXGBE_IVAR(_i) (0x00900 + ((_i) * 4)) /* 24 at 0x900-0x960 */#define IXGBE_MSIXT     0x00000 /* MSI-X Table. 0x0000 - 0x01C */#define IXGBE_MSIXPBA   0x02000 /* MSI-X Pending bit array */#define IXGBE_PBACL     0x11068#define IXGBE_GPIE      0x00898/* Flow Control Registers */#define IXGBE_PFCTOP    0x03008#define IXGBE_FCTTV(_i) (0x03200 + ((_i) * 4)) /* 4 of these (0-3) */#define IXGBE_FCRTL(_i) (0x03220 + ((_i) * 8)) /* 8 of these (0-7) */#define IXGBE_FCRTH(_i) (0x03260 + ((_i) * 8)) /* 8 of these (0-7) */#define IXGBE_FCRTV     0x032A0#define IXGBE_TFCS      0x0CE00/* Receive DMA Registers */#define IXGBE_RDBAL(_i) (0x01000 + ((_i) * 0x40)) /* 64 of each (0-63)*/#define IXGBE_RDBAH(_i) (0x01004 + ((_i) * 0x40))#define IXGBE_RDLEN(_i) (0x01008 + ((_i) * 0x40))#define IXGBE_RDH(_i)   (0x01010 + ((_i) * 0x40))#define IXGBE_RDT(_i)   (0x01018 + ((_i) * 0x40))#define IXGBE_RXDCTL(_i) (0x01028 + ((_i) * 0x40))#define IXGBE_RSCCTL(_i) (0x0102C + ((_i) * 0x40))#define IXGBE_SRRCTL(_i) (0x02100 + ((_i) * 4))					     /* array of 16 (0x02100-0x0213C) */#define IXGBE_DCA_RXCTRL(_i)    (0x02200 + ((_i) * 4))					     /* array of 16 (0x02200-0x0223C) */#define IXGBE_RDRXCTL    0x02F00#define IXGBE_RXPBSIZE(_i)      (0x03C00 + ((_i) * 4))					     /* 8 of these 0x03C00 - 0x03C1C */#define IXGBE_RXCTRL    0x03000#define IXGBE_DROPEN    0x03D04#define IXGBE_RXPBSIZE_SHIFT 10/* Receive Registers */#define IXGBE_RXCSUM    0x05000#define IXGBE_RFCTL     0x05008#define IXGBE_MTA(_i)   (0x05200 + ((_i) * 4))				   /* Multicast Table Array - 128 entries */#define IXGBE_RAL(_i)   (0x05400 + ((_i) * 8)) /* 16 of these (0-15) */#define IXGBE_RAH(_i)   (0x05404 + ((_i) * 8)) /* 16 of these (0-15) */#define IXGBE_PSRTYPE   0x05480				   /* 0x5480-0x54BC Packet split receive type */#define IXGBE_VFTA(_i)  (0x0A000 + ((_i) * 4))					 /* array of 4096 1-bit vlan filters */#define IXGBE_VFTAVIND(_j, _i)  (0x0A200 + ((_j) * 0x200) + ((_i) * 4))				     /*array of 4096 4-bit vlan vmdq indicies */#define IXGBE_FCTRL     0x05080#define IXGBE_VLNCTRL   0x05088#define IXGBE_MCSTCTRL  0x05090#define IXGBE_MRQC      0x05818#define IXGBE_VMD_CTL   0x0581C#define IXGBE_IMIR(_i)  (0x05A80 + ((_i) * 4))  /* 8 of these (0-7) */#define IXGBE_IMIREXT(_i)       (0x05AA0 + ((_i) * 4))  /* 8 of these (0-7) */#define IXGBE_IMIRVP    0x05AC0#define IXGBE_RETA(_i)  (0x05C00 + ((_i) * 4))  /* 32 of these (0-31) */#define IXGBE_RSSRK(_i) (0x05C80 + ((_i) * 4))  /* 10 of these (0-9) *//* Transmit DMA registers */#define IXGBE_TDBAL(_i) (0x06000 + ((_i) * 0x40))/* 32 of these (0-31)*/#define IXGBE_TDBAH(_i) (0x06004 + ((_i) * 0x40))#define IXGBE_TDLEN(_i) (0x06008 + ((_i) * 0x40))#define IXGBE_TDH(_i)   (0x06010 + ((_i) * 0x40))#define IXGBE_TDT(_i)   (0x06018 + ((_i) * 0x40))#define IXGBE_TXDCTL(_i) (0x06028 + ((_i) * 0x40))#define IXGBE_TDWBAL(_i) (0x06038 + ((_i) * 0x40))#define IXGBE_TDWBAH(_i) (0x0603C + ((_i) * 0x40))#define IXGBE_DTXCTL    0x07E00#define IXGBE_DCA_TXCTRL(_i)    (0x07200 + ((_i) * 4))					      /* there are 16 of these (0-15) */#define IXGBE_TIPG      0x0CB00#define IXGBE_TXPBSIZE(_i)      (0x0CC00 + ((_i) *0x04))						      /* there are 8 of these */#define IXGBE_MNGTXMAP  0x0CD10#define IXGBE_TIPG_FIBER_DEFAULT 3#define IXGBE_TXPBSIZE_SHIFT    10/* Wake up registers */#define IXGBE_WUC       0x05800#define IXGBE_WUFC      0x05808#define IXGBE_WUS       0x05810#define IXGBE_IPAV      0x05838#define IXGBE_IP4AT     0x05840 /* IPv4 table 0x5840-0x5858 */#define IXGBE_IP6AT     0x05880 /* IPv6 table 0x5880-0x588F */#define IXGBE_WUPL      0x05900#define IXGBE_WUPM      0x05A00 /* wake up pkt memory 0x5A00-0x5A7C */#define IXGBE_FHFT      0x09000 /* Flex host filter table 9000-93FC *//* Music registers */#define IXGBE_RMCS      0x03D00#define IXGBE_DPMCS     0x07F40#define IXGBE_PDPMCS    0x0CD00#define IXGBE_RUPPBMR   0x050A0#define IXGBE_RT2CR(_i) (0x03C20 + ((_i) * 4)) /* 8 of these (0-7) */#define IXGBE_RT2SR(_i) (0x03C40 + ((_i) * 4)) /* 8 of these (0-7) */#define IXGBE_TDTQ2TCCR(_i)     (0x0602C + ((_i) * 0x40)) /* 8 of these (0-7) */#define IXGBE_TDTQ2TCSR(_i)     (0x0622C + ((_i) * 0x40)) /* 8 of these (0-7) */#define IXGBE_TDPT2TCCR(_i)     (0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */#define IXGBE_TDPT2TCSR(_i)     (0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) *//* Stats registers */#define IXGBE_CRCERRS   0x04000#define IXGBE_ILLERRC   0x04004#define IXGBE_ERRBC     0x04008#define IXGBE_MSPDC     0x04010#define IXGBE_MPC(_i)   (0x03FA0 + ((_i) * 4)) /* 8 of these 3FA0-3FBC*/#define IXGBE_MLFC      0x04034#define IXGBE_MRFC      0x04038#define IXGBE_RLEC      0x04040#define IXGBE_LXONTXC   0x03F60#define IXGBE_LXONRXC   0x0CF60#define IXGBE_LXOFFTXC  0x03F68#define IXGBE_LXOFFRXC  0x0CF68#define IXGBE_PXONTXC(_i)       (0x03F00 + ((_i) * 4)) /* 8 of these 3F00-3F1C*/#define IXGBE_PXONRXC(_i)       (0x0CF00 + ((_i) * 4)) /* 8 of these CF00-CF1C*/#define IXGBE_PXOFFTXC(_i)      (0x03F20 + ((_i) * 4)) /* 8 of these 3F20-3F3C*/#define IXGBE_PXOFFRXC(_i)      (0x0CF20 + ((_i) * 4)) /* 8 of these CF20-CF3C*/#define IXGBE_PRC64     0x0405C#define IXGBE_PRC127    0x04060#define IXGBE_PRC255    0x04064#define IXGBE_PRC511    0x04068#define IXGBE_PRC1023   0x0406C#define IXGBE_PRC1522   0x04070#define IXGBE_GPRC      0x04074#define IXGBE_BPRC      0x04078#define IXGBE_MPRC      0x0407C#define IXGBE_GPTC      0x04080#define IXGBE_GORCL     0x04088#define IXGBE_GORCH     0x0408C#define IXGBE_GOTCL     0x04090#define IXGBE_GOTCH     0x04094#define IXGBE_RNBC(_i)  (0x03FC0 + ((_i) * 4)) /* 8 of these 3FC0-3FDC*/#define IXGBE_RUC       0x040A4#define IXGBE_RFC       0x040A8#define IXGBE_ROC       0x040AC#define IXGBE_RJC       0x040B0#define IXGBE_MNGPRC    0x040B4#define IXGBE_MNGPDC    0x040B8#define IXGBE_MNGPTC    0x0CF90#define IXGBE_TORL      0x040C0#define IXGBE_TORH      0x040C4#define IXGBE_TPR       0x040D0#define IXGBE_TPT       0x040D4#define IXGBE_PTC64     0x040D8#define IXGBE_PTC127    0x040DC#define IXGBE_PTC255    0x040E0#define IXGBE_PTC511    0x040E4#define IXGBE_PTC1023   0x040E8#define IXGBE_PTC1522   0x040EC#define IXGBE_MPTC      0x040F0#define IXGBE_BPTC      0x040F4#define IXGBE_XEC       0x04120#define IXGBE_RQSMR(_i) (0x02300 + ((_i) * 4)) /* 16 of these */#define IXGBE_TQSMR(_i) (0x07300 + ((_i) * 4)) /* 8 of these */#define IXGBE_QPRC(_i) (0x01030 + ((_i) * 0x40)) /* 16 of these */#define IXGBE_QPTC(_i) (0x06030 + ((_i) * 0x40)) /* 16 of these */#define IXGBE_QBRC(_i) (0x01034 + ((_i) * 0x40)) /* 16 of these */#define IXGBE_QBTC(_i) (0x06034 + ((_i) * 0x40)) /* 16 of these *//* Management */#define IXGBE_MAVTV(_i) (0x05010 + ((_i) * 4)) /* 8 of these (0-7) */#define IXGBE_MFUTP(_i) (0x05030 + ((_i) * 4)) /* 8 of these (0-7) */#define IXGBE_MANC      0x05820#define IXGBE_MFVAL     0x05824#define IXGBE_MANC2H    0x05860#define IXGBE_MDEF(_i)  (0x05890 + ((_i) * 4)) /* 8 of these (0-7) */#define IXGBE_MIPAF     0x058B0#define IXGBE_MMAL(_i)  (0x05910 + ((_i) * 8)) /* 4 of these (0-3) */#define IXGBE_MMAH(_i)  (0x05914 + ((_i) * 8)) /* 4 of these (0-3) */#define IXGBE_FTFT      0x09400 /* 0x9400-0x97FC *//* ARC Subsystem registers */#define IXGBE_HICR      0x15F00#define IXGBE_FWSTS     0x15F0C#define IXGBE_HSMC0R    0x15F04#define IXGBE_HSMC1R    0x15F08#define IXGBE_SWSR      0x15F10#define IXGBE_HFDR      0x15FE8#define IXGBE_FLEX_MNG  0x15800 /* 0x15800 - 0x15EFC *//* PCI-E registers */#define IXGBE_GCR       0x11000#define IXGBE_GTV       0x11004#define IXGBE_FUNCTAG   0x11008#define IXGBE_GLT       0x1100C#define IXGBE_GSCL_1    0x11010#define IXGBE_GSCL_2    0x11014#define IXGBE_GSCL_3    0x11018#define IXGBE_GSCL_4    0x1101C#define IXGBE_GSCN_0    0x11020#define IXGBE_GSCN_1    0x11024#define IXGBE_GSCN_2    0x11028#define IXGBE_GSCN_3    0x1102C#define IXGBE_FACTPS    0x10150#define IXGBE_PCIEANACTL  0x11040#define IXGBE_SWSM      0x10140#define IXGBE_FWSM      0x10148#define IXGBE_GSSR      0x10160#define IXGBE_MREVID    0x11064#define IXGBE_DCA_ID    0x11070#define IXGBE_DCA_CTRL  0x11074/* Diagnostic Registers */#define IXGBE_RDSTATCTL 0x02C20#define IXGBE_RDSTAT(_i) (0x02C00 + ((_i) * 4)) /* 0x02C00-0x02C1C */#define IXGBE_RDHMPN    0x02F08#define IXGBE_RIC_DW0   0x02F10#define IXGBE_RIC_DW1   0x02F14#define IXGBE_RIC_DW2   0x02F18#define IXGBE_RIC_DW3   0x02F1C#define IXGBE_RDPROBE   0x02F20#define IXGBE_TDSTATCTL 0x07C20#define IXGBE_TDSTAT(_i) (0x07C00 + ((_i) * 4)) /* 0x07C00 - 0x07C1C */#define IXGBE_TDHMPN    0x07F08#define IXGBE_TIC_DW0   0x07F10#define IXGBE_TIC_DW1   0x07F14#define IXGBE_TIC_DW2   0x07F18#define IXGBE_TIC_DW3   0x07F1C#define IXGBE_TDPROBE   0x07F20#define IXGBE_TXBUFCTRL 0x0C600#define IXGBE_TXBUFDATA0  0x0C610#define IXGBE_TXBUFDATA1  0x0C614#define IXGBE_TXBUFDATA2  0x0C618#define IXGBE_TXBUFDATA3  0x0C61C#define IXGBE_RXBUFCTRL   0x03600#define IXGBE_RXBUFDATA0  0x03610#define IXGBE_RXBUFDATA1  0x03614#define IXGBE_RXBUFDATA2  0x03618#define IXGBE_RXBUFDATA3  0x0361C#define IXGBE_PCIE_DIAG(_i)     (0x11090 + ((_i) * 4)) /* 8 of these */#define IXGBE_RFVAL     0x050A4#define IXGBE_MDFTC1    0x042B8#define IXGBE_MDFTC2    0x042C0#define IXGBE_MDFTFIFO1 0x042C4#define IXGBE_MDFTFIFO2 0x042C8#define IXGBE_MDFTS     0x042CC#define IXGBE_RXDATAWRPTR(_i)   (0x03700 + ((_i) * 4)) /* 8 of these 3700-370C*/#define IXGBE_RXDESCWRPTR(_i)   (0x03710 + ((_i) * 4)) /* 8 of these 3710-371C*/#define IXGBE_RXDATARDPTR(_i)   (0x03720 + ((_i) * 4)) /* 8 of these 3720-372C*/#define IXGBE_RXDESCRDPTR(_i)   (0x03730 + ((_i) * 4)) /* 8 of these 3730-373C*/#define IXGBE_TXDATAWRPTR(_i)   (0x0C700 + ((_i) * 4)) /* 8 of these C700-C70C*/#define IXGBE_TXDESCWRPTR(_i)   (0x0C710 + ((_i) * 4)) /* 8 of these C710-C71C*/#define IXGBE_TXDATARDPTR(_i)   (0x0C720 + ((_i) * 4)) /* 8 of these C720-C72C*/#define IXGBE_TXDESCRDPTR(_i)   (0x0C730 + ((_i) * 4)) /* 8 of these C730-C73C*/#define IXGBE_PCIEECCCTL 0x1106C#define IXGBE_PBTXECC   0x0C300#define IXGBE_PBRXECC   0x03300#define IXGBE_GHECCR    0x110B0/* MAC Registers */#define IXGBE_PCS1GCFIG 0x04200#define IXGBE_PCS1GLCTL 0x04208#define IXGBE_PCS1GLSTA 0x0420C#define IXGBE_PCS1GDBG0 0x04210#define IXGBE_PCS1GDBG1 0x04214#define IXGBE_PCS1GANA  0x04218#define IXGBE_PCS1GANLP 0x0421C#define IXGBE_PCS1GANNP 0x04220#define IXGBE_PCS1GANLPNP 0x04224#define IXGBE_HLREG0    0x04240#define IXGBE_HLREG1    0x04244