Fitter report for DE2_i2sound
Sun Jun 08 13:12:39 2008
Quartus II Version 7.0 Build 33 02/05/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. Bidir Pins
  9. I/O Bank Usage
 10. All Package Pins
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Delay Chain Summary
 14. Pad To Core Delay Chain Fanout
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Interconnect Usage Summary
 19. LAB Logic Elements
 20. LAB-wide Signals
 21. LAB Signals Sourced
 22. LAB Signals Sourced Out
 23. LAB Distinct Inputs
 24. Fitter Device Options
 25. Advanced Data - General
 26. Advanced Data - Placement Preparation
 27. Advanced Data - Placement
 28. Advanced Data - Routing
 29. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+------------------------------------+----------------------------------------+
; Fitter Status                      ; Successful - Sun Jun 08 13:12:39 2008  ;
; Quartus II Version                 ; 7.0 Build 33 02/05/2007 SJ Web Edition ;
; Revision Name                      ; DE2_i2sound                            ;
; Top-level Entity Name              ; DE2_i2sound                            ;
; Family                             ; Cyclone II                             ;
; Device                             ; EP2C35F672C6                           ;
; Timing Models                      ; Final                                  ;
; Total logic elements               ; 94 / 33,216 ( < 1 % )                  ;
;     Total combinational functions  ; 89 / 33,216 ( < 1 % )                  ;
;     Dedicated logic registers      ; 68 / 33,216 ( < 1 % )                  ;
; Total registers                    ; 68                                     ;
; Total pins                         ; 11 / 475 ( 2 % )                       ;
; Total virtual pins                 ; 0                                      ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                         ;
; Total PLLs                         ; 0 / 4 ( 0 % )                          ;
+------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                          ;
+--------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                 ; Setting                        ; Default Value                  ;
+--------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                 ; EP2C35F672C6                   ;                                ;
; Fit Attempts to Skip                                   ; 0                              ; 0.0                            ;
; Always Enable Input Buffers                            ; Off                            ; Off                            ;
; Router Timing Optimization Level                       ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                            ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                               ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                   ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                            ; Off                            ; Off                            ;
; PowerPlay Power Optimization                           ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                        ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing             ; On                             ; On                             ;