亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來到蟲蟲下載站! | ?? 資源下載 ?? 資源專輯 ?? 關(guān)于我們
? 蟲蟲下載站

?? sysctl.c

?? freertosV4.40 是一種small的嵌入式系統(tǒng)。利于嵌入式開好者入門學(xué)習(xí)嵌入式操作系統(tǒng)。通過對于源碼的學(xué)習(xí)可以很好的掌握freertos的運(yùn)行機(jī)制。
?? C
?? 第 1 頁 / 共 5 頁
字號:
//*****************************************************************************
//
// sysctl.c - Driver for the system controller.
//
// Copyright (c) 2005,2006 Luminary Micro, Inc.  ALl rights reserved.
//
// Software License Agreement
//
// Luminary Micro, Inc. (LMI) is supplying this software for use solely and
// exclusively on LMI's Stellaris Family of microcontroller products.
//
// The software is owned by LMI and/or its suppliers, and is protected under
// applicable copyright laws.  All rights are reserved.  Any use in violation
// of the foregoing restrictions may subject the user to criminal sanctions
// under applicable laws, as well as to civil liability for the breach of the
// terms and conditions of this license.
//
// THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
// OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
// LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
// CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
//
// This is part of revision 991 of the Stellaris Driver Library.
//
//*****************************************************************************

//*****************************************************************************
//
//! \addtogroup sysctl_api
//! @{
//
//*****************************************************************************

#include "../hw_ints.h"
#include "../hw_memmap.h"
#include "../hw_nvic.h"
#include "../hw_sysctl.h"
#include "../hw_types.h"
#include "cpu.h"
#include "debug.h"
#include "interrupt.h"
#include "sysctl.h"

//*****************************************************************************
//
// An array that maps the "peripheral set" number (which is stored in the upper
// nibble of the SYSCTL_PERIPH_* defines) to the SYSCTL DC? register that
// contains the peripheral present bit for that peripheral.
//
//*****************************************************************************
#if defined(GROUP_puldcregs) || defined(BUILD_ALL)
const unsigned long g_pulDCRegs[] =
{
    SYSCTL_DC1,
    SYSCTL_DC2,
    SYSCTL_DC4,
    SYSCTL_DC1
};
#else
extern const unsigned long g_pulDCRegs[];
#endif

//*****************************************************************************
//
// An array that maps the "peripheral set" number (which is stored in the upper
// nibble of the SYSCTL_PERIPH_* defines) to the SYSCTL_SRCR? register that
// controls the software reset for that peripheral.
//
//*****************************************************************************
#if defined(GROUP_pulsrcrregs) || defined(BUILD_ALL)
const unsigned long g_pulSRCRRegs[] =
{
    SYSCTL_SRCR0,
    SYSCTL_SRCR1,
    SYSCTL_SRCR2
};
#else
extern const unsigned long g_pulSRCRRegs[];
#endif

//*****************************************************************************
//
// An array that maps the "peripheral set" number (which is stored in the upper
// nibble of the SYSCTL_PERIPH_* defines) to the SYSCTL_RCGC? register that
// controls the run-mode enable for that peripheral.
//
//*****************************************************************************
#if defined(GROUP_pulrcgcregs) || defined(BUILD_ALL)
const unsigned long g_pulRCGCRegs[] =
{
    SYSCTL_RCGC0,
    SYSCTL_RCGC1,
    SYSCTL_RCGC2
};
#else
extern const unsigned long g_pulRCGCRegs[];
#endif

//*****************************************************************************
//
// An array that maps the "peripheral set" number (which is stored in the upper
// nibble of the SYSCTL_PERIPH_* defines) to the SYSCTL_SCGC? register that
// controls the sleep-mode enable for that peripheral.
//
//*****************************************************************************
#if defined(GROUP_pulscgcregs) || defined(BUILD_ALL)
const unsigned long g_pulSCGCRegs[] =
{
    SYSCTL_SCGC0,
    SYSCTL_SCGC1,
    SYSCTL_SCGC2
};
#else
extern const unsigned long g_pulSCGCRegs[];
#endif

//*****************************************************************************
//
// An array that maps the "peripheral set" number (which is stored in the upper
// nibble of the SYSCTL_PERIPH_* defines) to the SYSCTL_DCGC? register that
// controls the deep-sleep-mode enable for that peripheral.
//
//*****************************************************************************
#if defined(GROUP_pulDCGCregs) || defined(BUILD_ALL)
const unsigned long g_pulDCGCRegs[] =
{
    SYSCTL_DCGC0,
    SYSCTL_DCGC1,
    SYSCTL_DCGC2
};
#else
extern const unsigned long g_pulDCGCRegs[];
#endif

//*****************************************************************************
//
// An array that maps the crystal number in RCC to a frequency.
//
//*****************************************************************************
#if defined(GROUP_pulxtals) || defined(BUILD_ALL)
const unsigned long g_pulXtals[] =
{
    3579545,
    3686400,
    4000000,
    4096000,
    4915200,
    5000000,
    5120000,
    6000000,
    6144000,
    7372800,
    8000000,
    8192000
};
#else
extern const unsigned long g_pulXtals[];
#endif

//*****************************************************************************
//
//! Gets the size of the SRAM.
//!
//! This function determines the size of the SRAM on the Stellaris device.
//!
//! \return The total number of bytes of SRAM.
//
//*****************************************************************************
#if defined(GROUP_sramsizeget) || defined(BUILD_ALL) || defined(DOXYGEN)
unsigned long
SysCtlSRAMSizeGet(void)
{
    //
    // Compute the size of the SRAM.
    //
    return(((HWREG(SYSCTL_DC0) & SYSCTL_DC0_SRAMSZ_MASK) >> 8) + 0x100);
}
#endif

//*****************************************************************************
//
//! Gets the size of the flash.
//!
//! This function determines the size of the flash on the Stellaris device.
//!
//! \return The total number of bytes of flash.
//
//*****************************************************************************
#if defined(GROUP_flashsizeget) || defined(BUILD_ALL) || defined(DOXYGEN)
unsigned long
SysCtlFlashSizeGet(void)
{
    //
    // Compute the size of the flash.
    //
    return(((HWREG(SYSCTL_DC0) & SYSCTL_DC0_FLASHSZ_MASK) << 11) + 0x800);
}
#endif

//*****************************************************************************
//
//! Determines if a pin is present.
//!
//! \param ulPin is the pin in question.
//!
//! Determines if a particular pin is present in the device.  The PWM, analog
//! comparators, ADC, and timers have a varying number of pins across members
//! of the Stellaris family; this will determine which are present on this
//! device.
//!
//! The \b ulPin argument must be only one of the following values:
//! \b SYSCTL_PIN_PWM0, \b SYSCTL_PIN_PWM1, \b SYSCTL_PIN_PWM2,
//! \b SYSCTL_PIN_PWM3, \b SYSCTL_PIN_PWM4, \b SYSCTL_PIN_PWM5,
//! \b SYSCTL_PIN_C0MINUS, \b SYSCTL_PIN_C0PLUS, \b SYSCTL_PIN_C0O,
//! \b SYSCTL_PIN_C1MINUS, \b SYSCTL_PIN_C1PLUS, \b SYSCTL_PIN_C1O,
//! \b SYSCTL_PIN_C2MINUS, \b SYSCTL_PIN_C2PLUS, \b SYSCTL_PIN_C2O,
//! \b SYSCTL_PIN_ADC0, \b SYSCTL_PIN_ADC1, \b SYSCTL_PIN_ADC2,
//! \b SYSCTL_PIN_ADC3, \b SYSCTL_PIN_ADC4, \b SYSCTL_PIN_ADC5,
//! \b SYSCTL_PIN_ADC6, \b SYSCTL_PIN_ADC7, \b SYSCTL_PIN_CCP0,
//! \b SYSCTL_PIN_CCP1, \b SYSCTL_PIN_CCP2, \b SYSCTL_PIN_CCP3,
//! \b SYSCTL_PIN_CCP4, \b SYSCTL_PIN_CCP5, or \b SYSCTL_PIN_32KHZ.
//!
//! \return Returns \b true if the specified pin is present and \b false if it
//! is not.
//
//*****************************************************************************
#if defined(GROUP_pinpresent) || defined(BUILD_ALL) || defined(DOXYGEN)
tBoolean
SysCtlPinPresent(unsigned long ulPin)
{
    //
    // Check the arguments.
    //
    ASSERT((ulPin == SYSCTL_PIN_PWM0) ||
           (ulPin == SYSCTL_PIN_PWM1) ||
           (ulPin == SYSCTL_PIN_PWM2) ||
           (ulPin == SYSCTL_PIN_PWM3) ||
           (ulPin == SYSCTL_PIN_PWM4) ||
           (ulPin == SYSCTL_PIN_PWM5) ||
           (ulPin == SYSCTL_PIN_C0MINUS) ||
           (ulPin == SYSCTL_PIN_C0PLUS) ||
           (ulPin == SYSCTL_PIN_C0O) ||
           (ulPin == SYSCTL_PIN_C1MINUS) ||
           (ulPin == SYSCTL_PIN_C1PLUS) ||
           (ulPin == SYSCTL_PIN_C1O) ||
           (ulPin == SYSCTL_PIN_C2MINUS) ||
           (ulPin == SYSCTL_PIN_C2PLUS) ||
           (ulPin == SYSCTL_PIN_C2O) ||
           (ulPin == SYSCTL_PIN_ADC0) ||
           (ulPin == SYSCTL_PIN_ADC1) ||
           (ulPin == SYSCTL_PIN_ADC2) ||
           (ulPin == SYSCTL_PIN_ADC3) ||
           (ulPin == SYSCTL_PIN_ADC4) ||
           (ulPin == SYSCTL_PIN_ADC5) ||
           (ulPin == SYSCTL_PIN_ADC6) ||
           (ulPin == SYSCTL_PIN_ADC7) ||
           (ulPin == SYSCTL_PIN_CCP0) ||
           (ulPin == SYSCTL_PIN_CCP1) ||
           (ulPin == SYSCTL_PIN_CCP2) ||
           (ulPin == SYSCTL_PIN_CCP3) ||
           (ulPin == SYSCTL_PIN_CCP4) ||
           (ulPin == SYSCTL_PIN_CCP5) ||
           (ulPin == SYSCTL_PIN_32KHZ))

    //
    // Determine if this pin is present.
    //
    if(HWREG(SYSCTL_DC3) & ulPin)
    {
        return(true);
    }
    else
    {
        return(false);
    }
}
#endif

//*****************************************************************************
//
//! Determines if a peripheral is present.
//!
//! \param ulPeripheral is the peripheral in question.
//!
//! Determines if a particular peripheral is present in the device.  Each
//! member of the Stellaris family has a different peripheral set; this will
//! determine which are present on this device.
//!
//! The \b ulPeripheral argument must be only one of the following values:
//! \b SYSCTL_PERIPH_PWM, \b SYSCTL_PERIPH_ADC, \b SYSCTL_PERIPH_WDOG,
//! \b SYSCTL_PERIPH_UART0, \b SYSCTL_PERIPH_UART1, \b SYSCTL_PERIPH_SSI,
//! \b SYSCTL_PERIPH_QEI, \b SYSCTL_PERIPH_I2C, \b SYSCTL_PERIPH_TIMER0,
//! \b SYSCTL_PERIPH_TIMER1, \b SYSCTL_PERIPH_TIMER2, \b SYSCTL_PERIPH_COMP0,
//! \b SYSCTL_PERIPH_COMP1, \b SYSCTL_PERIPH_COMP2, \b SYSCTL_PERIPH_GPIOA,
//! \b SYSCTL_PERIPH_GPIOB, \b SYSCTL_PERIPH_GPIOC, \b SYSCTL_PERIPH_GPIOD,
//! \b SYSCTL_PERIPH_GPIOE, \b SYSCTL_PERIPH_MPU, \b SYSCTL_PERIPH_TEMP, or
//! \b SYSCTL_PERIPH_PLL.
//!
//! \return Returns \b true if the specified peripheral is present and \b false
//! if it is not.
//
//*****************************************************************************
#if defined(GROUP_peripheralpresent) || defined(BUILD_ALL) || defined(DOXYGEN)
tBoolean
SysCtlPeripheralPresent(unsigned long ulPeripheral)
{
    //
    // Check the arguments.
    //
    ASSERT((ulPeripheral == SYSCTL_PERIPH_PWM) ||
           (ulPeripheral == SYSCTL_PERIPH_ADC) ||
           (ulPeripheral == SYSCTL_PERIPH_WDOG) ||
           (ulPeripheral == SYSCTL_PERIPH_UART0) ||
           (ulPeripheral == SYSCTL_PERIPH_UART1) ||
           (ulPeripheral == SYSCTL_PERIPH_SSI) ||
           (ulPeripheral == SYSCTL_PERIPH_QEI) ||
           (ulPeripheral == SYSCTL_PERIPH_I2C) ||
           (ulPeripheral == SYSCTL_PERIPH_TIMER0) ||
           (ulPeripheral == SYSCTL_PERIPH_TIMER1) ||
           (ulPeripheral == SYSCTL_PERIPH_TIMER2) ||
           (ulPeripheral == SYSCTL_PERIPH_COMP0) ||
           (ulPeripheral == SYSCTL_PERIPH_COMP1) ||
           (ulPeripheral == SYSCTL_PERIPH_COMP2) ||
           (ulPeripheral == SYSCTL_PERIPH_GPIOA) ||
           (ulPeripheral == SYSCTL_PERIPH_GPIOB) ||
           (ulPeripheral == SYSCTL_PERIPH_GPIOC) ||
           (ulPeripheral == SYSCTL_PERIPH_GPIOD) ||
           (ulPeripheral == SYSCTL_PERIPH_GPIOE) ||
           (ulPeripheral == SYSCTL_PERIPH_MPU) ||
           (ulPeripheral == SYSCTL_PERIPH_TEMP) ||
           (ulPeripheral == SYSCTL_PERIPH_PLL));

    //
    // Read the correct DC register and determine if this peripheral exists.
    //
    if(HWREG(g_pulDCRegs[ulPeripheral >> 28]) & ulPeripheral & 0x0fffffff)
    {
        return(true);
    }
    else
    {
        return(false);
    }
}
#endif

//*****************************************************************************
//
//! Performs a software reset of a peripheral.
//!
//! \param ulPeripheral is the peripheral to reset.
//!
//! This function performs a software reset of the specified peripheral.  An
//! individual peripheral reset signal is asserted for a brief period and then
//! deasserted, leaving the peripheral in a operating state but in its reset
//! condition.
//!
//! The \b ulPeripheral argument must be only one of the following values:
//! \b SYSCTL_PERIPH_PWM, \b SYSCTL_PERIPH_ADC, \b SYSCTL_PERIPH_WDOG,
//! \b SYSCTL_PERIPH_UART0, \b SYSCTL_PERIPH_UART1, \b SYSCTL_PERIPH_SSI,

?? 快捷鍵說明

復(fù)制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
99久久精品一区| 欧美日韩一卡二卡| 六月婷婷色综合| 一区二区国产视频| 久久久三级国产网站| 欧美一区二区三区婷婷月色| 99视频一区二区三区| 国产精品一二三四区| 久久精品久久综合| 麻豆高清免费国产一区| 亚洲高清在线视频| 亚洲一区二区三区不卡国产欧美| 国产精品国产三级国产aⅴ中文 | 欧美在线观看一二区| 99re热这里只有精品视频| 国产suv精品一区二区三区| 国产乱理伦片在线观看夜一区 | 色网站国产精品| 91年精品国产| 欧美色窝79yyyycom| 欧美日韩国产首页| 日韩视频免费直播| 日韩欧美国产精品一区| 久久综合九色综合欧美98 | 亚洲国产另类av| 蜜臀精品久久久久久蜜臀| 美腿丝袜亚洲综合| 国产精品77777竹菊影视小说| 国产精品88888| 91成人免费在线视频| 在线不卡免费av| 久久久不卡网国产精品一区| 亚洲欧美在线高清| 亚洲成在线观看| 国产成人高清视频| 在线观看91精品国产入口| 日韩精品一区二区三区视频在线观看 | 丁香婷婷深情五月亚洲| 在线精品视频一区二区| 欧美一级日韩一级| 亚洲天堂中文字幕| 蜜桃视频一区二区三区在线观看| 成人国产在线观看| 欧美一区二区三区视频免费| 亚洲天堂成人网| 国产自产视频一区二区三区| 色哟哟国产精品免费观看| 26uuu精品一区二区在线观看| 一区二区三区资源| 国产超碰在线一区| 精品欧美乱码久久久久久 | 91免费版在线| 国产日韩欧美激情| 极品美女销魂一区二区三区免费| 91福利精品第一导航| 国产精品美女久久久久久久久 | 美女视频网站久久| 欧美精品久久99久久在免费线 | 91丨porny丨国产入口| 国产视频一区二区三区在线观看| 日本美女视频一区二区| 欧美日精品一区视频| 伊人夜夜躁av伊人久久| 91免费看`日韩一区二区| 国产精品久久毛片| 9人人澡人人爽人人精品| 欧美激情综合网| 懂色一区二区三区免费观看 | 99国内精品久久| 国产精品久久久一区麻豆最新章节| 国产91丝袜在线观看| 国产欧美一区二区在线观看| 福利电影一区二区| 一片黄亚洲嫩模| 欧美色成人综合| 日韩中文字幕亚洲一区二区va在线| 成人激情文学综合网| 亚洲欧洲日韩综合一区二区| 91亚洲精品久久久蜜桃网站| 亚洲色大成网站www久久九九| 一本到不卡精品视频在线观看| 一区二区久久久久| 欧美日韩精品系列| 看片的网站亚洲| 中文字幕巨乱亚洲| 欧美伊人精品成人久久综合97| 亚洲动漫第一页| 精品国产91洋老外米糕| 99久久免费精品高清特色大片| 亚洲精品国久久99热| 欧美精品粉嫩高潮一区二区| 国产在线精品国自产拍免费| 亚洲欧洲综合另类在线| 欧美日本一区二区三区四区| 国产91富婆露脸刺激对白| 一区二区三区四区精品在线视频 | 精品国产百合女同互慰| av一区二区三区在线| 麻豆精品蜜桃视频网站| 亚洲女厕所小便bbb| 久久久三级国产网站| 欧美美女bb生活片| 99r精品视频| 国产寡妇亲子伦一区二区| 亚洲成人激情自拍| 亚洲精品国产成人久久av盗摄| 久久精品夜色噜噜亚洲aⅴ| 欧美一区二区三区免费视频| 色噜噜狠狠一区二区三区果冻| 精品在线免费观看| 天堂蜜桃91精品| 亚洲最新视频在线观看| 亚洲视频图片小说| 亚洲色大成网站www久久九九| 久久先锋资源网| 久久婷婷成人综合色| 欧美一区二区福利在线| 欧美久久免费观看| 日韩一级黄色大片| 欧美夫妻性生活| 日韩一区二区三| 日韩一卡二卡三卡四卡| 欧美一三区三区四区免费在线看 | 国产精品丝袜久久久久久app| 2020日本不卡一区二区视频| 日韩视频免费直播| 欧美一区欧美二区| 久久先锋影音av| 亚洲国产精品国自产拍av| 欧美国产精品专区| 国产欧美一区二区精品性| 国产午夜亚洲精品羞羞网站| 中文字幕精品综合| 亚洲欧洲成人av每日更新| 自拍偷拍亚洲激情| 天天综合网 天天综合色| 午夜激情久久久| 奇米一区二区三区| 国产自产2019最新不卡| 成人深夜福利app| 97se亚洲国产综合自在线| 欧美视频一区二| 精品欧美乱码久久久久久1区2区| 2欧美一区二区三区在线观看视频 337p粉嫩大胆噜噜噜噜噜91av | 亚洲欧美日韩国产综合| 亚洲成精国产精品女| 国内欧美视频一区二区| 91九色最新地址| 久久久国产综合精品女国产盗摄| 国产精品久久久一本精品| 亚洲国产wwwccc36天堂| 懂色av一区二区三区免费观看| 色欧美乱欧美15图片| 久久看人人爽人人| 日韩精品成人一区二区三区| 成人黄色av网站在线| 精品国偷自产国产一区| 一区二区三区日韩欧美精品| 九一久久久久久| 欧美日韩国产成人在线免费| 亚洲区小说区图片区qvod| 国产精品一区二区三区网站| 欧美日韩电影在线播放| 一区二区中文字幕在线| 国产一区二区伦理| 久久精品男人的天堂| 午夜精品久久久久久久| 日本电影欧美片| 亚洲猫色日本管| 97久久久精品综合88久久| 国产婷婷一区二区| 国产一区 二区 三区一级| 日韩限制级电影在线观看| 亚洲国产日日夜夜| 欧美三级中文字幕在线观看| 亚洲美女屁股眼交3| 色噜噜偷拍精品综合在线| 亚洲精品视频免费看| 91在线高清观看| 亚洲国产日日夜夜| 日韩欧美自拍偷拍| 久久se精品一区二区| 欧美激情综合网| 91精品福利在线| 轻轻草成人在线| 国产亚洲一本大道中文在线| 国产成人av一区二区| 亚洲视频1区2区| 欧美午夜寂寞影院| 日本免费新一区视频| 久久久欧美精品sm网站| 色综合久久久久久久久久久| 亚洲综合免费观看高清完整版在线| 欧美精品xxxxbbbb| 成人黄页毛片网站| 亚洲成人av免费| 日本一区二区免费在线| 在线免费亚洲电影| 韩国v欧美v日本v亚洲v| 亚洲欧美日韩系列|