?? mc9s12dg128.h
字號(hào):
byte RAMHAL :1; /* Internal RAM map alignment */
byte :1;
byte :1;
byte RAM11 :1; /* Internal RAM map position Bit 11 */
byte RAM12 :1; /* Internal RAM map position Bit 12 */
byte RAM13 :1; /* Internal RAM map position Bit 13 */
byte RAM14 :1; /* Internal RAM map position Bit 14 */
byte RAM15 :1; /* Internal RAM map position Bit 15 */
} Bits;
struct {
byte :1;
byte :1;
byte :1;
byte grpRAM_11 :5;
} MergedBits;
} INITRMSTR;
extern volatile INITRMSTR _INITRM @(REG_BASE + 0x00000010);
#define INITRM _INITRM.Byte
#define INITRM_RAMHAL _INITRM.Bits.RAMHAL
#define INITRM_RAM11 _INITRM.Bits.RAM11
#define INITRM_RAM12 _INITRM.Bits.RAM12
#define INITRM_RAM13 _INITRM.Bits.RAM13
#define INITRM_RAM14 _INITRM.Bits.RAM14
#define INITRM_RAM15 _INITRM.Bits.RAM15
#define INITRM_RAM_11 _INITRM.MergedBits.grpRAM_11
#define INITRM_RAM INITRM_RAM_11
#define INITRM_RAMHAL_MASK 1
#define INITRM_RAM11_MASK 8
#define INITRM_RAM12_MASK 16
#define INITRM_RAM13_MASK 32
#define INITRM_RAM14_MASK 64
#define INITRM_RAM15_MASK 128
#define INITRM_RAM_11_MASK 248
#define INITRM_RAM_11_BITNUM 3
/*** INITRG - Initialization of Internal Register Position Register; 0x00000011 ***/
typedef union {
byte Byte;
struct {
byte :1;
byte :1;
byte :1;
byte REG11 :1; /* Internal register map position REG11 */
byte REG12 :1; /* Internal register map position REG12 */
byte REG13 :1; /* Internal register map position REG13 */
byte REG14 :1; /* Internal register map position REG14 */
byte :1;
} Bits;
struct {
byte :1;
byte :1;
byte :1;
byte grpREG_11 :4;
byte :1;
} MergedBits;
} INITRGSTR;
extern volatile INITRGSTR _INITRG @(REG_BASE + 0x00000011);
#define INITRG _INITRG.Byte
#define INITRG_REG11 _INITRG.Bits.REG11
#define INITRG_REG12 _INITRG.Bits.REG12
#define INITRG_REG13 _INITRG.Bits.REG13
#define INITRG_REG14 _INITRG.Bits.REG14
#define INITRG_REG_11 _INITRG.MergedBits.grpREG_11
#define INITRG_REG INITRG_REG_11
#define INITRG_REG11_MASK 8
#define INITRG_REG12_MASK 16
#define INITRG_REG13_MASK 32
#define INITRG_REG14_MASK 64
#define INITRG_REG_11_MASK 120
#define INITRG_REG_11_BITNUM 3
/*** INITEE - Initialization of Internal EEPROM Position Register; 0x00000012 ***/
typedef union {
byte Byte;
struct {
byte EEON :1; /* Internal EEPROM On */
byte :1;
byte :1;
byte :1;
byte EE12 :1; /* Internal EEPROM map position Bit 12 */
byte EE13 :1; /* Internal EEPROM map position Bit 13 */
byte EE14 :1; /* Internal EEPROM map position Bit 14 */
byte EE15 :1; /* Internal EEPROM map position Bit 15 */
} Bits;
struct {
byte :1;
byte :1;
byte :1;
byte :1;
byte grpEE_12 :4;
} MergedBits;
} INITEESTR;
extern volatile INITEESTR _INITEE @(REG_BASE + 0x00000012);
#define INITEE _INITEE.Byte
#define INITEE_EEON _INITEE.Bits.EEON
#define INITEE_EE12 _INITEE.Bits.EE12
#define INITEE_EE13 _INITEE.Bits.EE13
#define INITEE_EE14 _INITEE.Bits.EE14
#define INITEE_EE15 _INITEE.Bits.EE15
#define INITEE_EE_12 _INITEE.MergedBits.grpEE_12
#define INITEE_EE INITEE_EE_12
#define INITEE_EEON_MASK 1
#define INITEE_EE12_MASK 16
#define INITEE_EE13_MASK 32
#define INITEE_EE14_MASK 64
#define INITEE_EE15_MASK 128
#define INITEE_EE_12_MASK 240
#define INITEE_EE_12_BITNUM 4
/*** MISC - Miscellaneous Mapping Control Register; 0x00000013 ***/
typedef union {
byte Byte;
struct {
byte ROMON :1; /* Enable Flash EEPROM */
byte ROMHM :1; /* Flash EEPROM only in second half of memory map */
byte EXSTR0 :1; /* External Access Stretch Bit 0 */
byte EXSTR1 :1; /* External Access Stretch Bit 1 */
byte :1;
byte :1;
byte :1;
byte :1;
} Bits;
struct {
byte :1;
byte :1;
byte grpEXSTR :2;
byte :1;
byte :1;
byte :1;
byte :1;
} MergedBits;
} MISCSTR;
extern volatile MISCSTR _MISC @(REG_BASE + 0x00000013);
#define MISC _MISC.Byte
#define MISC_ROMON _MISC.Bits.ROMON
#define MISC_ROMHM _MISC.Bits.ROMHM
#define MISC_EXSTR0 _MISC.Bits.EXSTR0
#define MISC_EXSTR1 _MISC.Bits.EXSTR1
#define MISC_EXSTR _MISC.MergedBits.grpEXSTR
#define MISC_ROMON_MASK 1
#define MISC_ROMHM_MASK 2
#define MISC_EXSTR0_MASK 4
#define MISC_EXSTR1_MASK 8
#define MISC_EXSTR_MASK 12
#define MISC_EXSTR_BITNUM 2
/*** MTST0 - MTST0; 0x00000014 ***/
typedef union {
byte Byte;
struct {
byte BIT0 :1; /* MTST0 Bit 0 */
byte BIT1 :1; /* MTST0 Bit 1 */
byte BIT2 :1; /* MTST0 Bit 2 */
byte BIT3 :1; /* MTST0 Bit 3 */
byte BIT4 :1; /* MTST0 Bit 4 */
byte BIT5 :1; /* MTST0 Bit 5 */
byte BIT6 :1; /* MTST0 Bit 6 */
byte BIT7 :1; /* MTST0 Bit 7 */
} Bits;
struct {
byte grpBIT :8;
} MergedBits;
} MTST0STR;
extern volatile MTST0STR _MTST0 @(REG_BASE + 0x00000014);
#define MTST0 _MTST0.Byte
#define MTST0_BIT0 _MTST0.Bits.BIT0
#define MTST0_BIT1 _MTST0.Bits.BIT1
#define MTST0_BIT2 _MTST0.Bits.BIT2
#define MTST0_BIT3 _MTST0.Bits.BIT3
#define MTST0_BIT4 _MTST0.Bits.BIT4
#define MTST0_BIT5 _MTST0.Bits.BIT5
#define MTST0_BIT6 _MTST0.Bits.BIT6
#define MTST0_BIT7 _MTST0.Bits.BIT7
#define MTST0_BIT _MTST0.MergedBits.grpBIT
#define MTST0_BIT0_MASK 1
#define MTST0_BIT1_MASK 2
#define MTST0_BIT2_MASK 4
#define MTST0_BIT3_MASK 8
#define MTST0_BIT4_MASK 16
#define MTST0_BIT5_MASK 32
#define MTST0_BIT6_MASK 64
#define MTST0_BIT7_MASK 128
#define MTST0_BIT_MASK 255
#define MTST0_BIT_BITNUM 0
/*** ITCR - Interrupt Test Control Register; 0x00000015 ***/
typedef union {
byte Byte;
struct {
byte ADR0 :1; /* Test register select Bit 0 */
byte ADR1 :1; /* Test register select Bit 1 */
byte ADR2 :1; /* Test register select Bit 2 */
byte ADR3 :1; /* Test register select Bit 3 */
byte WRTINT :1; /* Write to the Interrupt Test Registers */
byte :1;
byte :1;
byte :1;
} Bits;
struct {
byte grpADR :4;
byte :1;
byte :1;
byte :1;
byte :1;
} MergedBits;
} ITCRSTR;
extern volatile ITCRSTR _ITCR @(REG_BASE + 0x00000015);
#define ITCR _ITCR.Byte
#define ITCR_ADR0 _ITCR.Bits.ADR0
#define ITCR_ADR1 _ITCR.Bits.ADR1
#define ITCR_ADR2 _ITCR.Bits.ADR2
#define ITCR_ADR3 _ITCR.Bits.ADR3
#define ITCR_WRTINT _ITCR.Bits.WRTINT
#define ITCR_ADR _ITCR.MergedBits.grpADR
#define ITCR_ADR0_MASK 1
#define ITCR_ADR1_MASK 2
#define ITCR_ADR2_MASK 4
#define ITCR_ADR3_MASK 8
#define ITCR_WRTINT_MASK 16
#define ITCR_ADR_MASK 15
#define ITCR_ADR_BITNUM 0
/*** ITEST - Interrupt Test Register; 0x00000016 ***/
typedef union {
byte Byte;
struct {
byte INT0 :1; /* Interrupt Test Register Bit 0 */
byte INT2 :1; /* Interrupt Test Register Bit 1 */
byte INT4 :1; /* Interrupt Test Register Bit 2 */
byte INT6 :1; /* Interrupt Test Register Bit 3 */
byte INT8 :1; /* Interrupt Test Register Bit 4 */
byte INTA :1; /* Interrupt Test Register Bit 5 */
byte INTC :1; /* Interrupt Test Register Bit 6 */
byte INTE :1; /* Interrupt Test Register Bit 7 */
} Bits;
} ITESTSTR;
extern volatile ITESTSTR _ITEST @(REG_BASE + 0x00000016);
#define ITEST _ITEST.Byte
#define ITEST_INT0 _ITEST.Bits.INT0
#define ITEST_INT2 _ITEST.Bits.INT2
#define ITEST_INT4 _ITEST.Bits.INT4
#define ITEST_INT6 _ITEST.Bits.INT6
#define ITEST_INT8 _ITEST.Bits.INT8
#define ITEST_INTA _ITEST.Bits.INTA
#define ITEST_INTC _ITEST.Bits.INTC
#define ITEST_INTE _ITEST.Bits.INTE
#define ITEST_INT0_MASK 1
#define ITEST_INT2_MASK 2
#define ITEST_INT4_MASK 4
#define ITEST_INT6_MASK 8
#define ITEST_INT8_MASK 16
#define ITEST_INTA_MASK 32
#define ITEST_INTC_MASK 64
#define ITEST_INTE_MASK 128
/*** MTST1 - MTST1; 0x00000017 ***/
typedef union {
byte Byte;
struct {
byte BIT0 :1; /* MTST1 Bit 0 */
byte BIT1 :1; /* MTST1 Bit 1 */
byte BIT2 :1; /* MTST1 Bit 2 */
byte BIT3 :1; /* MTST1 Bit 3 */
byte BIT4 :1; /* MTST1 Bit 4 */
byte BIT5 :1; /* MTST1 Bit 5 */
byte BIT6 :1; /* MTST1 Bit 6 */
byte BIT7 :1; /* MTST1 Bit 7 */
} Bits;
struct {
byte grpBIT :8;
} MergedBits;
} MTST1STR;
extern volatile MTST1STR _MTST1 @(REG_BASE + 0x00000017);
#define MTST1 _MTST1.Byte
#define MTST1_BIT0 _MTST1.Bits.BIT0
#define MTST1_BIT1 _MTST1.Bits.BIT1
#define MTST1_BIT2 _MTST1.Bits.BIT2
#define MTST1_BIT3 _MTST1.Bits.BIT3
#define MTST1_BIT4 _MTST1.Bits.BIT4
#define MTST1_BIT5 _MTST1.Bits.BIT5
#define MTST1_BIT6 _MTST1.Bits.BIT6
#define MTST1_BIT7 _MTST1.Bits.BIT7
#define MTST1_BIT _MTST1.MergedBits.grpBIT
#define MTST1_BIT0_MASK 1
#define MTST1_BIT1_MASK 2
#define MTST1_BIT2_MASK 4
#define MTST1_BIT3_MASK 8
#define MTST1_BIT4_MASK 16
#define MTST1_BIT5_MASK 32
#define MTST1_BIT6_MASK 64
#define MTST1_BIT7_MASK 128
#define MTST1_BIT_MASK 255
#define MTST1_BIT_BITNUM 0
/*** PARTIDH - Part ID Register High; 0x0000001A ***/
typedef union {
byte Byte;
struct {
byte ID15 :1; /* Part ID Register Bit 15 */
byte ID14 :1; /* Part ID Register Bit 14 */
byte ID13 :1; /* Part ID Register Bit 13 */
byte ID12 :1; /* Part ID Register Bit 12 */
byte ID11 :1; /* Part ID Register Bit 11 */
byte ID10 :1; /* Part ID Register Bit 10 */
byte ID9 :1; /* Part ID Register Bit 9 */
byte ID8 :1; /* Part ID Register Bit 8 */
} Bits;
} PARTIDHSTR;
?? 快捷鍵說(shuō)明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號(hào)
Ctrl + =
減小字號(hào)
Ctrl + -