LUTs are "related" if they share common inputs.  When assembling slices,   Map gives priority to combine logic that is related.  Doing so results in   the best timing performance.   Unrelated logic shares no connectivity.  Map will only begin packing   unrelated logic into a slice once 99% of the slices are occupied through   related logic packing.   Note that once logic distribution reaches the 99% level through related   logic packing, this does not mean the device is completely utilized.   Unrelated logic packing will then begin, continuing until all usable LUTs   and FFs are occupied.  Depending on your timing budget, increased levels of   unrelated logic packing may adversely affect the overall timing performance   of your design.Mapping completed.See MAP report file "dianti_map.mrp" for details.
Started process "Place & Route".Constraints file: dianti.pcf.Loading device for application Rf_Device from file 'v100.nph' in environmentC:/Xilinx.   "dianti" is an NCD, version 3.1, device xcv100, package pq240, speed -4Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 125.000Celsius)Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)Device speed data version:  "FINAL 1.123 2005-01-22".Device Utilization Summary:   Number of GCLKs                     1 out of 4      25%   Number of External GCLKIOBs         1 out of 4      25%      Number of LOCed GCLKIOBs         1 out of 1     100%   Number of External IOBs            16 out of 166     9%      Number of LOCed IOBs            16 out of 16    100%   Number of SLICEs                  149 out of 1200   12%Overall effort level (-ol):   Standard (set by user)Placer effort level (-pl):    Standard (set by user)Placer cost table entry (-t): 1Router effort level (-rl):    Standard (set by user)Starting PlacerPhase 1.1Phase 1.1 (Checksum:9899b8) REAL time: 0 secs Phase 2.31Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs Phase 3.23Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs Phase 4.3Phase 4.3 (Checksum:26259fc) REAL time: 0 secs Phase 5.5Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs Phase 6.8................................Phase 6.8 (Checksum:9d3d97) REAL time: 0 secs Phase 7.5Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs Phase 8.18Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 secs Phase 9.5Phase 9.5 (Checksum:55d4a77) REAL time: 1 secs Writing design to file dianti.ncdTotal REAL time to Placer completion: 1 secs Total CPU time to Placer completion: 0 secs Starting RouterPhase 1: 1115 unrouted;       REAL time: 1 secs Phase 2: 1085 unrouted;       REAL time: 1 secs Phase 3: 389 unrouted;       REAL time: 1 secs Phase 4: 0 unrouted;       REAL time: 1 secs Total REAL time to Router completion: 1 secs Total CPU time to Router completion: 1 secs Generating "PAR" statistics.**************************Generating Clock Report**************************+---------------------+--------------+------+------+------------+-------------+|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|+---------------------+--------------+------+------+------------+-------------+|           clk_BUFGP |      GCLKBUF3| No   |   30 |  0.094     |  0.557      |+---------------------+--------------+------+------+------------+-------------+Generating Pad Report.All signals are completely routed.Total REAL time to PAR completion: 2 secs Total CPU time to PAR completion: 1 secs Peak Memory Usage:  65 MBPlacement: Completed - No errors found.Routing: Completed - No errors found.Number of error messages: 0Number of warning messages: 0Number of info messages: 1Writing design to file dianti.ncdPAR done!Started process "Generate Post-Place & Route Static Timing".Loading device for application Rf_Device from file 'v100.nph' in environmentC:/Xilinx.   "dianti" is an NCD, version 3.1, device xcv100, package pq240, speed -4Analysis completed Thu Jan 10 20:18:22 2008--------------------------------------------------------------------------------Generating Report ...Number of warnings: 0Total time: 0 secs 

Started process "Generate Programming File".

Project Navigator Auto-Make Log File-------------------------------------


Started process "Synthesize".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "r4tgft.v"Module <dianti> compiledNo errors in compilationAnalysis of file <"dianti.prj"> succeeded. =========================================================================*                            HDL Analysis                               *=========================================================================Analyzing top module <dianti>.	stop = <u>00	up = <u>01	down = <u>10	lock = <u>11Module <dianti> is correct for synthesis. =========================================================================*                           HDL Synthesis                               *=========================================================================Synthesizing Unit <dianti>.    Related source file is "r4tgft.v".    Found finite state machine <FSM_0> for signal <state>.    -----------------------------------------------------------------------    | States             | 3                                              |    | Transitions        | 456                                            |    | Inputs             | 46                                             |    | Outputs            | 3                                              |    | Clock              | clk (rising_edge)                              |    | Reset              | reset (negative)                               |    | Reset type         | asynchronous                                   |    | Reset State        | 00                                             |    | Encoding           | automatic                                      |    | Implementation     | LUT                                            |    -----------------------------------------------------------------------    Found 1-bit register for signal <go_up>.    Found 1-bit register for signal <forbid>.    Found 4-bit register for signal <position>.    Found 1-bit register for signal <go_down>.    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.    Found 1-bit 4-to-1 multiplexer for signal <$n0039>.    Found 1-bit 4-to-1 multiplexer for signal <$n0041>.    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.    Found 1-bit 4-to-1 multiplexer for signal <$n0064>.    Found 6-bit adder for signal <$n0069> created at line 106.    Found 4-bit 4-to-1 multiplexer for signal <$n0070>.    Found 4-bit 4-to-1 multiplexer for signal <$n0071>.    Found 4-bit 4-to-1 multiplexer for signal <$n0072>.    Found 5-bit register for signal <request_down_floor>.    Found 6-bit register for signal <request_stop_floor>.    Found 5-bit register for signal <request_up_floor>.    Found 6-bit register for signal <t>.    Summary:	inferred   1 Finite State Machine(s).	inferred  25 D-type flip-flop(s).	inferred   1 Adder/Subtractor(s).	inferred  19 Multiplexer(s).Unit <dianti> synthesized.INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.=========================================================================*                       Advanced HDL Synthesis                          *=========================================================================Advanced RAM inference ...Advanced multiplier inference ...Advanced Registered AddSub inference ...Analyzing FSM <FSM_0> for best encoding.Optimizing FSM <FSM_0> on signal <state[1:2]> with sequential encoding.------------------- State | Encoding------------------- 00    | 00 01    | 01 10    | 10-------------------Dynamic shift register inference ...=========================================================================HDL Synthesis ReportMacro Statistics# FSMs                             : 1# Adders/Subtractors               : 1 6-bit adder                       : 1# Registers                        : 23 1-bit register                    : 21 4-bit register                    : 1 6-bit register                    : 1# Multiplexers                     : 10 1-bit 4-to-1 multiplexer          : 7 4-bit 4-to-1 multiplexer          : 3==================================================================================================================================================*                         Low Level Synthesis                           *=========================================================================Optimizing unit <dianti> ...WARNING:Xst:1710 - FF/Latch  <position_3> (without init value) has a constant value of 0 in block <dianti>.Loading device for application Rf_Device from file 'v100.nph' in environment C:/Xilinx.Mapping all equations...Building and optimizing final netlist ...Found area constraint ratio of 100 (+ 5) on block dianti, actual ratio is 12.FlipFlop position_2 has been replicated 2 time(s)FlipFlop request_stop_floor_0 has been replicated 1 time(s)FlipFlop request_up_floor_0 has been replicated 1 time(s)FlipFlop state_FFd1 has been replicated 1 time(s)=========================================================================*                            Final Report                               *=========================================================================Device utilization summary:---------------------------Selected Device : v100pq240-4  Number of Slices:                     150  out of   1200    12%   Number of Slice Flip Flops:            35  out of   2400     1%   Number of 4 input LUTs:               284  out of   2400    11%   Number of bonded IOBs:                 17  out of    170    10%   Number of GCLKs:                        1  out of      4    25%  =========================================================================TIMING REPORTClock Information:-----------------------------------------------------+------------------------+-------+Clock Signal                       | Clock buffer(FF name)  | Load  |-----------------------------------+------------------------+-------+clk                                | BUFGP                  | 35    |-----------------------------------+------------------------+-------+Timing Summary:---------------Speed Grade: -4   Minimum period: 16.069ns (Maximum Frequency: 62.232MHz)   Minimum input arrival time before clock: 9.738ns   Maximum output required time after clock: 11.424ns   Maximum combinational path delay: No path found=========================================================================

Project Navigator Auto-Make Log File-------------------------------------

Started process "Translate".Command Line: ngdbuild -intstyle ise -dd d:\df/_ngo -uc df.ucf -p xcv100-pq240-4dianti.ngc dianti.ngd Reading NGO file 'D:/df/dianti.ngc' ...Applying constraints in "df.ucf" to the design...Checking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Writing NGD file "dianti.ngd" ...Writing NGDBUILD log file "dianti.bld"...NGDBUILD done.
Started process "Map".Using target part "v100pq240-4".Mapping design into LUTs...Running directed packing...Running delay-based LUT packing...Running related packing...Design Summary:Number of errors:      0Number of warnings:    0Logic Utilization:  Number of Slice Flip Flops:        32 out of  2,400    1%  Number of 4 input LUTs:           280 out of  2,400   11%Logic Distribution:    Number of occupied Slices:                         149 out of  1,200   12%    Number of Slices containing only related logic:    149 out of    149  100%    Number of Slices containing unrelated logic:         0 out of    149    0%        *See NOTES below for an explanation of the effects of unrelated logicTotal Number 4 input LUTs:          285 out of  2,400   11%      Number used as logic:                       280      Number used as a route-thru:                  5   Number of bonded IOBs:            16 out of    166    9%      IOB Flip Flops:                               3   Number of GCLKs:                   1 out of      4   25%   Number of GCLKIOBs:                1 out of      4   25%Total equivalent gate count for design:  2,008Additional JTAG gate count for IOBs:  816Peak Memory Usage:  97 MBNOTES:   Related logic is defined as being logic that shares connectivity - e.g. two   LUTs are "related" if they shar