?? _primary.vhd
字號:
library verilog;use verilog.vl_types.all;entity wallace_tree is port( \OUT\ : out vl_logic_vector(26 downto 0); p1 : in vl_logic_vector(26 downto 0); p2 : in vl_logic_vector(26 downto 0); p3 : in vl_logic_vector(26 downto 0); p4 : in vl_logic_vector(26 downto 0); p5 : in vl_logic_vector(26 downto 0); p6 : in vl_logic_vector(26 downto 0); p7 : in vl_logic_vector(26 downto 0) );end wallace_tree;
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -