?? reg931.h
字號:
/*--------------------------------------------------------------------------
REG931.H
Header file for 8xC931Hx
Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc.
All rights reserved.
--------------------------------------------------------------------------*/
#ifndef __REG931_H__
#define __REG931_H__
/*------------------------------------------------
Byte Registers
------------------------------------------------*/
sfr P0 = 0x80;
sfr SP = 0x81;
sfr DPL = 0x82;
sfr DPH = 0x83;
sfr PCON = 0x87;
sfr TCON = 0x88;
sfr TMOD = 0x89;
sfr TL0 = 0x8A;
sfr TL1 = 0x8B;
sfr TH0 = 0x8C;
sfr TH1 = 0x8D;
sfr FADDR = 0x8F;
sfr P1 = 0x90;
sfr HADDR = 0x97; /* 931Hx only */
sfr SCON = 0x98;
sfr SBUF = 0x99;
sfr HPPWR = 0x9A; /* 931Hx only */
sfr P2 = 0xA0;
sfr FIE = 0xA2;
sfr FIE1 = 0xA3;
sfr WCON = 0xA7;
sfr IE0 = 0xA8; /* Renamed SFR identical to IEN0 */
sfr IEN0 = 0xA8;
sfr SADDR = 0xA9;
sfr HSTAT = 0xAE; /* 931Hx only */
sfr P3 = 0xB0;
sfr IE1 = 0xB1; /* Renamed SFR identical to IEN1 */
sfr IEN1 = 0xB1;
sfr IPL1 = 0xB2;
sfr IPH1 = 0xB3;
sfr IPH0 = 0xB7;
sfr IPL0 = 0xB8;
sfr SADEN = 0xB9;
sfr SPH = 0xBD;
sfr FIFLG = 0xC0;
sfr FIFLG1 = 0xC1;
sfr EPCONFIG= 0xC7;
sfr T2CON = 0xC8;
sfr T2MOD = 0xC9;
sfr RCAP2L = 0xCA;
sfr RCAP2H = 0xCB;
sfr TL2 = 0xCC;
sfr TH2 = 0xCD;
sfr HPCON = 0xCF; /* 931Hx only */
sfr PSW = 0xD0;
sfr PSW1 = 0xD1;
sfr SOFL = 0xD2;
sfr SOFH = 0xD3;
sfr HPINDEX = 0xD4; /* 931Hx only */
sfr HPSC = 0xD5; /* 931Hx only */
sfr HPSTAT = 0xD7; /* 931Hx only */
sfr PCON1 = 0xDF;
sfr ACC = 0xE0;
sfr EPCON = 0xE1;
sfr RXSTAT = 0xE2;
sfr RXDAT = 0xE3;
sfr RXCON = 0xE4;
sfr RXFLG = 0xE5;
sfr RXCNTL = 0xE6;
sfr RXCNTH = 0xE7;
sfr HIFLG = 0xE8; /* 931Hx only */
sfr B = 0xF0;
sfr EPINDEX = 0xF1;
sfr TXSTAT = 0xF2;
sfr TXDAT = 0xF3;
sfr TXCON = 0xF4;
sfr TXFLG = 0xF5;
sfr TXCNTL = 0xF6;
sfr TXCNTH = 0xF7;
sfr KBCON = 0xF8;
sfr HTXDAT = 0xF4; /* 931Hx only */
sfr HTXCNTL = 0xF6; /* 931Hx only */
/*------------------------------------------------
P0 Bit Registers
------------------------------------------------*/
sbit P0_0 = 0x80;
sbit P0_1 = 0x81;
sbit P0_2 = 0x82;
sbit P0_3 = 0x83;
sbit P0_4 = 0x84;
sbit P0_5 = 0x85;
sbit P0_6 = 0x86;
sbit P0_7 = 0x87;
/*------------------------------------------------
PCON Bit Values
------------------------------------------------*/
#define IDL_ 0x01
#define PD_ 0x02
#define GF0_ 0x04
#define GF1_ 0x08
#define POF_ 0x10
#define SMOD0_ 0x40
#define SMOD1_ 0x80
/*------------------------------------------------
TCON Bit Registers
------------------------------------------------*/
sbit IT0 = 0x88;
sbit IE0_ = 0x89;
sbit IT1 = 0x8A;
sbit IE1_ = 0x8B;
sbit TR0 = 0x8C;
sbit TF0 = 0x8D;
sbit TR1 = 0x8E;
sbit TF1 = 0x8F;
/*------------------------------------------------
TMOD Bit Values
------------------------------------------------*/
#define T0_M0_ 0x01
#define T0_M1_ 0x02
#define T0_CT_ 0x04
#define T0_GATE_ 0x08
#define T1_M0_ 0x10
#define T1_M1_ 0x20
#define T1_CT_ 0x40
#define T1_GATE_ 0x80
#define T1_MASK_ 0xF0
#define T0_MASK_ 0x0F
/*------------------------------------------------
P1 Bit Registers (Mnemonics & Ports)
------------------------------------------------*/
sbit ECI = 0x92;
sbit T2EX = 0x91;
sbit T2 = 0x90;
sbit P1_0 = 0x90;
sbit P1_1 = 0x91;
sbit P1_2 = 0x92;
sbit P1_3 = 0x93;
sbit P1_4 = 0x94;
sbit P1_5 = 0x95;
sbit P1_6 = 0x96;
sbit P1_7 = 0x97;
/*------------------------------------------------
SCON Bit Registers
------------------------------------------------*/
sbit RI = 0x98;
sbit TI = 0x99;
sbit RB8 = 0x9A;
sbit TB8 = 0x9B;
sbit REN = 0x9C;
sbit SM2 = 0x9D;
sbit SM1 = 0x9E;
sbit SM0 = 0x9F;
/*------------------------------------------------
P2 Bit Registers
------------------------------------------------*/
sbit P2_0 = 0xA0;
sbit P2_1 = 0xA1;
sbit P2_2 = 0xA2;
sbit P2_3 = 0xA3;
sbit P2_4 = 0xA4;
sbit P2_5 = 0xA5;
sbit P2_6 = 0xA6;
sbit P2_7 = 0xA7;
/*------------------------------------------------
HSTAT Bit Values
------------------------------------------------*/
#define LPS_ 0x01
#define OVI_ 0x02
#define LPSC_ 0x04
#define OVISC_ 0x08
#define EP1EN_ 0x10
#define EP1STL_ 0x20
#define HRWUPE_ 0x40
#define OVRIEN_ 0x80
/*------------------------------------------------
HPSC Bit Values
------------------------------------------------*/
#define PCSC_ 0x01
#define PESC_ 0x02
#define PSSC_ 0x04
#define POVSC_ 0x08
#define RSTSC_ 0x10
/*------------------------------------------------
HPSTAT Bit Values
------------------------------------------------*/
#define PCSTAT_ 0x01
#define PESTAT_ 0x02
#define PSSTAT_ 0x04
#define PRSTAT_ 0x08
#define PPSTAT_ 0x10
#define LSSTAT_ 0x20
#define VMSTAT_ 0x40
#define VPSTAT_ 0x80
/*------------------------------------------------
FIE Bit Values
------------------------------------------------*/
#define FTXIE0_ 0x01
#define FRXIE0_ 0x02
#define FTXIE1_ 0x04
#define FRXIE1_ 0x08
#define FTXIE2_ 0x10
#define FRXIE2_ 0x20
#define FTXIE3_ 0x40
#define FRXIE3_ 0x80
/*------------------------------------------------
FIE1 Bit Values
------------------------------------------------*/
#define FTXIE4_ 0x01
#define FRXIE4_ 0x02
#define FTXIE5_ 0x04
#define FRXIE5_ 0x08
/*------------------------------------------------
FIFLG1 Bit Values
------------------------------------------------*/
#define FTXD4_ 0x01
#define FRXD4_ 0x02
#define FTXD5_ 0x04
#define FRXD5_ 0x08
/*------------------------------------------------
EPCONFIG Bit Values
------------------------------------------------*/
#define SIXEPPEN_ 0x01
/*------------------------------------------------
IEN0 Bit Registers
------------------------------------------------*/
sbit EX0 = 0xA8;
sbit ET0 = 0xA9;
sbit EX1 = 0xAA;
sbit ET1 = 0xAB;
sbit ES = 0xAC;
sbit ET2 = 0xAD;
sbit EC = 0xAE;
sbit EA = 0xAF;
/*------------------------------------------------
P3 Bit Registers (Mnemonics & Ports)
------------------------------------------------*/
sbit RD = 0xB7;
sbit WR = 0xB6;
sbit T1 = 0xB5;
sbit T0 = 0xB4;
sbit INT1 = 0xB3;
sbit INT0 = 0xB2;
sbit TXD = 0xB1;
sbit RXD = 0xB0;
sbit P3_0 = 0xB0;
sbit P3_1 = 0xB1;
sbit P3_2 = 0xB2;
sbit P3_3 = 0xB3;
sbit P3_4 = 0xB4;
sbit P3_5 = 0xB5;
sbit P3_6 = 0xB6;
sbit P3_7 = 0xB7;
/*------------------------------------------------
IEN1 Bit Values
------------------------------------------------*/
#define IE1_0_ 0x01
#define IE1_1_ 0x02
#define IE1_2_ 0x04
#define IE1_3_ 0x08
/*------------------------------------------------
IPL1 Bit Values
------------------------------------------------*/
#define IPL1_0_ 0x01
#define IPL1_1_ 0x02
#define IPL1_2_ 0x04
#define IPL1_3_ 0x08
/*------------------------------------------------
IPH1 Bit Values
------------------------------------------------*/
#define IPH1_0_ 0x01
#define IPH1_1_ 0x02
#define IPH1_2_ 0x04
#define IPH1_3_ 0x08
/*------------------------------------------------
IPH0 Bit Values
------------------------------------------------*/
#define IPH0_PX0_ 0x01
#define IPH0_PT0_ 0x02
#define IPH0_PX1_ 0x04
#define IPH0_PT1_ 0x08
#define IPH0_PS_ 0x10
#define IPH0_PT2_ 0x20
#define IPH0_PPC_ 0x40
/*------------------------------------------------
IPL0 Bit Registers
------------------------------------------------*/
sbit PX0 = 0xB8;
sbit PT0 = 0xB9;
sbit PX1 = 0xBA;
sbit PT1 = 0xBB;
sbit PS = 0xBC;
sbit PT2 = 0xBD;
sbit PPC = 0xBE;
/*------------------------------------------------
T2CON Bit Registers
------------------------------------------------*/
sbit CP_RL2= 0xC8;
sbit C_T2 = 0xC9;
sbit TR2 = 0xCA;
sbit EXEN2 = 0xCB;
sbit TCLK = 0xCC;
sbit RCLK = 0xCD;
sbit EXF2 = 0xCE;
sbit TF2 = 0xCF;
/*------------------------------------------------
T2MOD Bit Values
------------------------------------------------*/
#define DCEN_ 0x01
#define T2OE_ 0x02
/*------------------------------------------------
PSW Bit Registers
------------------------------------------------*/
sbit P = 0xD0;
sbit FL = 0xD1;
sbit OV = 0xD2;
sbit RS0 = 0xD3;
sbit RS1 = 0xD4;
sbit F0 = 0xD5;
sbit AC = 0xD6;
sbit CY = 0xD7;
/*------------------------------------------------
PSW1 Bit Values
------------------------------------------------*/
#define PSW1_Z_ 0x02
#define PSW1_OV_ 0x04
#define PSW1_RS0_ 0x08
#define PSW1_RS1_ 0x10
#define PSW1_N_ 0x20
#define PSW1_AC_ 0x40
#define PSW1_CY_ 0x80
/*------------------------------------------------
SOFH Bit Values
------------------------------------------------*/
#define TS_MASK_ 0x07
#define SOFODIS_ 0x08
#define F_LOCK_ 0x10
#define SOFIE_ 0x20
#define ASOF_ 0x40
#define SFACK_ 0x80
/*------------------------------------------------
PCON1 Bit Values
------------------------------------------------*/
#define GSUS_ 0x01
#define GRSM_ 0x02
#define RWU_ 0x04
#define URST_ 0x08
#define URDIS_ 0x10
/*------------------------------------------------
EPINDEX Bit Values
------------------------------------------------*/
#define EPIDX0_ 0x01
#define EPIDX1_ 0x02
#define EPIDX2_ 0x04
#define HORF_ 0x80
/*------------------------------------------------
EPCON Bit Values
------------------------------------------------*/
#define TXEPEN_ 0x01
#define TXOE_ 0x02
#define RXEPEN_ 0x04
#define RXIE_ 0x08
#define RXSPM_ 0x10
#define CTLEP_ 0x20
#define TXSTL_ 0x40
#define RXSTL_ 0x80
/*------------------------------------------------
TXSTAT Bit Values
------------------------------------------------*/
#define TXACK_ 0x01
#define TXERR_ 0x02
#define TXVOID_ 0x04
#define TXSOVW_ 0x08
#define TXFLUSH_ 0x10
#define TXSEQ_ 0x80
/*------------------------------------------------
RXSTAT Bit Values
------------------------------------------------*/
#define RXACK_ 0x01
#define RXERR_ 0x02
#define RXVOID_ 0x04
#define RXDTO_ 0x08
#define EDOVW_ 0x10
#define STOVW_ 0x20
#define RXSETUP_ 0x40
#define RXSEQ_ 0x80
/*------------------------------------------------
TXCON Bit Values
------------------------------------------------*/
#define REVRP_ 0x01
#define ADVRM_ 0x02
#define ATM_ 0x04
#define TXISO_ 0x08
#define FFSZ0_ 0x20
#define FFSZ1_ 0x40
#define TXCLR_ 0x80
/*------------------------------------------------
TXFLG Bit Values
------------------------------------------------*/
#define TXOVF_ 0x01
#define TXURF_ 0x02
#define TXFULL_ 0x04
#define TXEMP_ 0x08
#define TXFIF0_ 0x40
#define TXFIF1_ 0x80
/*------------------------------------------------
RXCON Bit Values
------------------------------------------------*/
#define REVWP_ 0x01
#define ADVWM_ 0x02
#define ARM_ 0x04
#define RXISO_ 0x08
#define RXFFRC_ 0x10
#define RXWS_ 0x20
#define RXCLR_ 0x80
/*------------------------------------------------
RXFLG Bit Values
------------------------------------------------*/
#define RXOVF_ 0x01
#define RXURF_ 0x02
#define RXFULL_ 0x04
#define RXEMP_ 0x08
#define RXFIF0_ 0x40
#define RXFIF1_ 0x80
/*------------------------------------------------
Interrupt Vectors:
Interrupt Address = (Number * 8) + 3
------------------------------------------------*/
#define IE0_VECTOR 0 /* 0x03 */
#define TF0_VECTOR 1 /* 0x0B */
#define IE1_VECTOR 2 /* 0x13 */
#define TF1_VECTOR 3 /* 0x1B */
#define SIO_VECTOR 4 /* 0x23 */
#define TF2_VECTOR 5 /* 0x2B */
#define SOF_VECTOR 8 /* 0x43 */
#define ESOF_VECTOR 8 /* 0x43 */
#define USB_VECTOR 9 /* 0x4B */
#define EF_VECTOR 9 /* 0x4B */
#define ESR_VECTOR 10 /* 0x53 */
#define GUSS_GRSM_VEC 10 /* 0x53 */
#define TRAP_VECTOR 15 /* 0x7B */
/* 931 SFR Bits */
sbit FRXD3 = FIFLG^7;
sbit FTXD3 = FIFLG^6;
sbit FRXD2 = FIFLG^5;
sbit FTXD2 = FIFLG^4;
sbit FRXD1 = FIFLG^3;
sbit FTXD1 = FIFLG^2;
sbit FRXD0 = FIFLG^1;
sbit FTXD0 = FIFLG^0;
/* 931Hx SFR Bits */
sbit HTXD0 = HIFLG^0;
sbit HRXD0 = HIFLG^1;
#endif
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -