*	 * usage:	XM_INADDR(IoC, MAC_1, XM_EXM(i), &val[i]);	 */#define XM_EXM(Reg)	(XM_EXM_START + ((Reg) << 3))#define XM_SRC_CHK		0x0100	/* NA reg r/w	Source Check Address Register */#define XM_SA			0x0108	/* NA reg r/w	Station Address Register */#define XM_HSM			0x0110	/* 64 bit r/w	Hash Match Address Registers */#define XM_RX_LO_WM		0x0118	/* 16 bit r/w	Receive Low Water Mark */#define XM_RX_HI_WM		0x011a	/* 16 bit r/w	Receive High Water Mark */#define XM_RX_THR		0x011c	/* 32 bit r/w	Receive Request Threshold */#define XM_DEV_ID		0x0120	/* 32 bit r/o	Device ID Register */#define XM_MODE			0x0124	/* 32 bit r/w	Mode Register */#define XM_LSA			0x0128	/* NA reg r/o	Last Source Register */	/* 0x012e:		reserved */#define XM_TS_READ		0x0130	/* 32 bit r/o	Time Stamp Read Register */#define XM_TS_LOAD		0x0134	/* 32 bit r/o	Time Stamp Load Value */	/* 0x0138 - 0x01fe:	reserved */#define XM_STAT_CMD	0x0200	/* 16 bit r/w	Statistics Command Register */#define XM_RX_CNT_EV	0x0204	/* 32 bit r/o	Rx Counter Event Register */#define XM_TX_CNT_EV	0x0208	/* 32 bit r/o	Tx Counter Event Register */#define XM_RX_EV_MSK	0x020c	/* 32 bit r/w	Rx Counter Event Mask */#define XM_TX_EV_MSK	0x0210	/* 32 bit r/w	Tx Counter Event Mask */	/* 0x0204 - 0x027e:	reserved */#define XM_TXF_OK		0x0280	/* 32 bit r/o	Frames Transmitted OK Conuter */#define XM_TXO_OK_HI	0x0284	/* 32 bit r/o	Octets Transmitted OK High Cnt*/#define XM_TXO_OK_LO	0x0288	/* 32 bit r/o	Octets Transmitted OK Low Cnt */#define XM_TXF_BC_OK	0x028c	/* 32 bit r/o	Broadcast Frames Xmitted OK */#define XM_TXF_MC_OK	0x0290	/* 32 bit r/o	Multicast Frames Xmitted OK */#define XM_TXF_UC_OK	0x0294	/* 32 bit r/o	Unicast Frames Xmitted OK */#define XM_TXF_LONG		0x0298	/* 32 bit r/o	Tx Long Frame Counter */#define XM_TXE_BURST	0x029c	/* 32 bit r/o	Tx Burst Event Counter */#define XM_TXF_MPAUSE	0x02a0	/* 32 bit r/o	Tx Pause MAC Ctrl Frame Cnt */#define XM_TXF_MCTRL	0x02a4	/* 32 bit r/o	Tx MAC Ctrl Frame Counter */#define XM_TXF_SNG_COL	0x02a8	/* 32 bit r/o	Tx Single Collision Counter */#define XM_TXF_MUL_COL	0x02ac	/* 32 bit r/o	Tx Multiple Collision Counter */#define XM_TXF_ABO_COL	0x02b0	/* 32 bit r/o	Tx aborted due to Exces. Col. */#define XM_TXF_LAT_COL	0x02b4	/* 32 bit r/o	Tx Late Collision Counter */#define XM_TXF_DEF		0x02b8	/* 32 bit r/o	Tx Deferred Frame Counter */#define XM_TXF_EX_DEF	0x02bc	/* 32 bit r/o	Tx Excessive Deferall Counter */#define XM_TXE_FIFO_UR	0x02c0	/* 32 bit r/o	Tx FIFO Underrun Event Cnt */#define XM_TXE_CS_ERR	0x02c4	/* 32 bit r/o	Tx Carrier Sense Error Cnt */#define XM_TXP_UTIL		0x02c8	/* 32 bit r/o	Tx Utilization in % */	/* 0x02cc - 0x02ce:	reserved */#define XM_TXF_64B		0x02d0	/* 32 bit r/o	64 Byte Tx Frame Counter */#define XM_TXF_127B		0x02d4	/* 32 bit r/o	65-127 Byte Tx Frame Counter */#define XM_TXF_255B		0x02d8	/* 32 bit r/o	128-255 Byte Tx Frame Counter */#define XM_TXF_511B		0x02dc	/* 32 bit r/o	256-511 Byte Tx Frame Counter */#define XM_TXF_1023B	0x02e0	/* 32 bit r/o	512-1023 Byte Tx Frame Counter*/#define XM_TXF_MAX_SZ	0x02e4	/* 32 bit r/o	1024-MaxSize Byte Tx Frame Cnt*/	/* 0x02e8 - 0x02fe:	reserved */#define XM_RXF_OK		0x0300	/* 32 bit r/o	Frames Received OK */#define XM_RXO_OK_HI	0x0304	/* 32 bit r/o	Octets Received OK High Cnt */#define XM_RXO_OK_LO	0x0308	/* 32 bit r/o	Octets Received OK Low Counter*/#define XM_RXF_BC_OK	0x030c	/* 32 bit r/o	Broadcast Frames Received OK */#define XM_RXF_MC_OK	0x0310	/* 32 bit r/o	Multicast Frames Received OK */#define XM_RXF_UC_OK	0x0314	/* 32 bit r/o	Unicast Frames Received OK */#define XM_RXF_MPAUSE	0x0318	/* 32 bit r/o	Rx Pause MAC Ctrl Frame Cnt */#define XM_RXF_MCTRL	0x031c	/* 32 bit r/o	Rx MAC Ctrl Frame Counter */#define XM_RXF_INV_MP	0x0320	/* 32 bit r/o	Rx invalid Pause Frame Cnt */#define XM_RXF_INV_MOC	0x0324	/* 32 bit r/o	Rx Frames with inv. MAC Opcode*/#define XM_RXE_BURST	0x0328	/* 32 bit r/o	Rx Burst Event Counter */#define XM_RXE_FMISS	0x032c	/* 32 bit r/o	Rx Missed Frames Event Cnt */#define XM_RXF_FRA_ERR	0x0330	/* 32 bit r/o	Rx Framing Error Counter */#define XM_RXE_FIFO_OV	0x0334	/* 32 bit r/o	Rx FIFO overflow Event Cnt */#define XM_RXF_JAB_PKT	0x0338	/* 32 bit r/o	Rx Jabber Packet Frame Cnt */#define XM_RXE_CAR_ERR	0x033c	/* 32 bit r/o	Rx Carrier Event Error Cnt */#define XM_RXF_LEN_ERR	0x0340	/* 32 bit r/o	Rx in Range Length Error */#define XM_RXE_SYM_ERR	0x0344	/* 32 bit r/o	Rx Symbol Error Counter */#define XM_RXE_SHT_ERR	0x0348	/* 32 bit r/o	Rx Short Event Error Cnt */#define XM_RXE_RUNT		0x034c	/* 32 bit r/o	Rx Runt Event Counter */#define XM_RXF_LNG_ERR	0x0350	/* 32 bit r/o	Rx Frame too Long Error Cnt */#define XM_RXF_FCS_ERR	0x0354	/* 32 bit r/o	Rx Frame Check Seq. Error Cnt */	/* 0x0358 - 0x035a:	reserved */#define XM_RXF_CEX_ERR	0x035c	/* 32 bit r/o	Rx Carrier Ext Error Frame Cnt*/#define XM_RXP_UTIL		0x0360	/* 32 bit r/o	Rx Utilization in % */	/* 0x0364 - 0x0366:	reserved */#define XM_RXF_64B		0x0368	/* 32 bit r/o	64 Byte Rx Frame Counter */#define XM_RXF_127B		0x036c	/* 32 bit r/o	65-127 Byte Rx Frame Counter */#define XM_RXF_255B		0x0370	/* 32 bit r/o	128-255 Byte Rx Frame Counter */#define XM_RXF_511B		0x0374	/* 32 bit r/o	256-511 Byte Rx Frame Counter */#define XM_RXF_1023B	0x0378	/* 32 bit r/o	512-1023 Byte Rx Frame Counter*/#define XM_RXF_MAX_SZ	0x037c	/* 32 bit r/o	1024-MaxSize Byte Rx Frame Cnt*/	/* 0x02e8 - 0x02fe:	reserved *//*----------------------------------------------------------------------------*//* * XMAC Bit Definitions * * If the bit access behaviour differs from the register access behaviour * (r/w, r/o) this is documented after the bit number. * The following bit access behaviours are used: *	(sc)	self clearing *	(ro)	read only *//*	XM_MMU_CMD	16 bit r/w	MMU Command Register */								/* Bit 15..13:	reserved */#define XM_MMU_PHY_RDY	(1<<12)	/* Bit 12:	PHY Read Ready */#define XM_MMU_PHY_BUSY	(1<<11)	/* Bit 11:	PHY Busy */#define XM_MMU_IGN_PF	(1<<10)	/* Bit 10:	Ignore Pause Frame */#define XM_MMU_MAC_LB	(1<<9)	/* Bit  9:	Enable MAC Loopback */								/* Bit  8:	reserved */#define XM_MMU_FRC_COL	(1<<7)	/* Bit  7:	Force Collision */#define XM_MMU_SIM_COL	(1<<6)	/* Bit  6:	Simulate Collision */#define XM_MMU_NO_PRE	(1<<5)	/* Bit  5:	No MDIO Preamble */#define XM_MMU_GMII_FD	(1<<4)	/* Bit  4:	GMII uses Full Duplex */#define XM_MMU_RAT_CTRL	(1<<3)	/* Bit  3:	Enable Rate Control */#define XM_MMU_GMII_LOOP (1<<2)	/* Bit  2:	PHY is in Loopback Mode */#define XM_MMU_ENA_RX	(1<<1)	/* Bit  1:	Enable Receiver */#define XM_MMU_ENA_TX	(1<<0)	/* Bit  0:	Enable Transmitter *//*	XM_TX_CMD	16 bit r/w	Transmit Command Register */								/* Bit 15..7:	reserved */#define XM_TX_BK2BK		(1<<6)	/* Bit  6:	Ignor Carrier Sense (Tx Bk2Bk)*/#define XM_TX_ENC_BYP	(1<<5)	/* Bit  5:	Set Encoder in Bypass Mode */#define XM_TX_SAM_LINE	(1<<4)	/* Bit  4: (sc)	Start utilization calculation */#define XM_TX_NO_GIG_MD	(1<<3)	/* Bit  3:	Disable Carrier Extension */#define XM_TX_NO_PRE	(1<<2)	/* Bit  2:	Disable Preamble Generation */#define XM_TX_NO_CRC	(1<<1)	/* Bit  1:	Disable CRC Generation */#define XM_TX_AUTO_PAD	(1<<0)	/* Bit  0:	Enable Automatic Padding *//*	XM_TX_RT_LIM	16 bit r/w	Transmit Retry Limit Register */								/* Bit 15..5:	reserved */#define XM_RT_LIM_MSK	0x1f	/* Bit  4..0:	Tx Retry Limit *//*	XM_TX_STIME	16 bit r/w	Transmit Slottime Register */								/* Bit 15..7:	reserved */#define XM_STIME_MSK	0x7f	/* Bit  6..0:	Tx Slottime bits *//*	XM_TX_IPG	16 bit r/w	Transmit Inter Packet Gap */								/* Bit 15..8:	reserved */#define XM_IPG_MSK		0xff	/* Bit  7..0:	IPG value bits *//*	XM_RX_CMD	16 bit r/w	Receive Command Register */								/* Bit 15..9:	reserved */#define XM_RX_LENERR_OK (1<<8)	/* Bit  8	don't set Rx Err bit for */								/*		inrange error packets */#define XM_RX_BIG_PK_OK	(1<<7)	/* Bit  7	don't set Rx Err bit for */								/*		jumbo packets */#define XM_RX_IPG_CAP	(1<<6)	/* Bit  6	repl. type field with IPG */#define XM_RX_TP_MD		(1<<5)	/* Bit  5:	Enable transparent Mode */#define XM_RX_STRIP_FCS	(1<<4)	/* Bit  4:	Enable FCS Stripping */#define XM_RX_SELF_RX	(1<<3)	/* Bit  3: 	Enable Rx of own packets */#define XM_RX_SAM_LINE	(1<<2)	/* Bit  2: (sc)	Start utilization calculation */#define XM_RX_STRIP_PAD	(1<<1)	/* Bit  1:	Strip pad bytes of Rx frames */#define XM_RX_DIS_CEXT	(1<<0)	/* Bit  0:	Disable carrier ext. check *//*	XM_PHY_ADDR	16 bit r/w	PHY Address Register */								/* Bit 15..5:	reserved */#define XM_PHY_ADDR_SZ	0x1f	/* Bit  4..0:	PHY Address bits *//*	XM_GP_PORT	32 bit r/w	General Purpose Port Register */								/* Bit 31..7:	reserved */#define XM_GP_ANIP		(1L<<6)	/* Bit  6: (ro)	Auto-Neg. in progress */#define XM_GP_FRC_INT	(1L<<5)	/* Bit  5: (sc)	Force Interrupt */								/* Bit  4:	reserved */#define XM_GP_RES_MAC	(1L<<3)	/* Bit  3: (sc)	Reset MAC and FIFOs */#define XM_GP_RES_STAT	(1L<<2)	/* Bit  2: (sc)	Reset the statistics module */								/* Bit  1:	reserved */#define XM_GP_INP_ASS	(1L<<0)	/* Bit  0: (ro) GP Input Pin asserted *//*	XM_IMSK		16 bit r/w	Interrupt Mask Register *//*	XM_ISRC		16 bit r/o	Interrupt Status Register */								/* Bit 15:	reserved */#define XM_IS_LNK_AE	(1<<14) /* Bit 14:	Link Asynchronous Event */#define XM_IS_TX_ABORT	(1<<13) /* Bit 13:	Transmit Abort, late Col. etc */#define XM_IS_FRC_INT	(1<<12) /* Bit 12:	Force INT bit set in GP */#define XM_IS_INP_ASS	(1<<11)	/* Bit 11:	Input Asserted, GP bit 0 set */#define XM_IS_LIPA_RC	(1<<10)	/* Bit 10:	Link Partner requests config */#define XM_IS_RX_PAGE	(1<<9)	/* Bit  9:	Page Received */#define XM_IS_TX_PAGE	(1<<8)	/* Bit  8:	Next Page Loaded for Transmit */#define XM_IS_AND		(1<<7)	/* Bit  7:	Auto-Negotiation Done */#define XM_IS_TSC_OV	(1<<6)	/* Bit  6:	Time Stamp Counter Overflow */#define XM_IS_RXC_OV	(1<<5)	/* Bit  5:	Rx Counter Event Overflow */#define XM_IS_TXC_OV	(1<<4)	/* Bit  4:	Tx Counter Event Overflow */#define XM_IS_RXF_OV	(1<<3)	/* Bit  3:	Receive FIFO Overflow */#define XM_IS_TXF_UR	(1<<2)	/* Bit  2:	Transmit FIFO Underrun */#define XM_IS_TX_COMP	(1<<1)	/* Bit  1:	Frame Tx Complete */#define XM_IS_RX_COMP	(1<<0)	/* Bit  0:	Frame Rx Complete */#define XM_DEF_MSK	(~(XM_IS_INP_ASS | XM_IS_LIPA_RC | XM_IS_RX_PAGE |\			XM_IS_AND | XM_IS_RXC_OV | XM_IS_TXC_OV | XM_IS_TXF_UR))/*	XM_HW_CFG	16 bit r/w	Hardware Config Register */								/* Bit 15.. 4:	reserved */#define XM_HW_GEN_EOP	(1<<3)	/* Bit  3:	generate End of Packet pulse */#define XM_HW_COM4SIG	(1<<2)	/* Bit  2:	use Comma Detect for Sig. Det.*/								/* Bit  1:	reserved */#define XM_HW_GMII_MD	(1<<0)	/* Bit  0:	GMII Interface selected *//*	XM_TX_LO_WM	16 bit r/w	Tx FIFO Low Water Mark *//*	XM_TX_HI_WM	16 bit r/w	Tx FIFO High Water Mark */								/* Bit 15..10	reserved */#define XM_TX_WM_MSK	0x01ff	/* Bit  9.. 0	Tx FIFO Watermark bits *//*	XM_TX_THR	16 bit r/w	Tx Request Threshold *//*	XM_HT_THR	16 bit r/w	Host Request Threshold *//*	XM_RX_THR	16 bit r/w	Rx Request Threshold */								/* Bit 15..11	reserved */#define XM_THR_MSK		0x03ff	/* Bit 10.. 0	Rx/Tx Request Threshold bits *//*	XM_TX_STAT	32 bit r/o	Tx Status LIFO Register */#define XM_ST_VALID		(1UL<<31)	/* Bit 31:	Status Valid */#define XM_ST_BYTE_CNT	(0x3fffL<<17)	/* Bit 30..17:	Tx frame Length */#define XM_ST_RETRY_CNT	(0x1fL<<12)	/* Bit 16..12:	Retry Count */#define XM_ST_EX_COL	(1L<<11)	/* Bit 11:	Excessive Collisions */#define XM_ST_EX_DEF	(1L<<10)	/* Bit 10:	Excessive Deferral */#define XM_ST_BURST		(1L<<9)		/* Bit  9:	p. xmitted in burst md*/#define XM_ST_DEFER		(1L<<8)		/* Bit  8:	packet was defered */#define XM_ST_BC		(1L<<7)		/* Bit  7:	Broadcast packet */#define XM_ST_MC		(1L<<6)		/* Bit  6:	Multicast packet */#define XM_ST_UC		(1L<<5)		/* Bit  5:	Unicast packet */#define XM_ST_TX_UR		(1L<<4)		/* Bit  4:	FIFO Underrun occured */#define XM_ST_CS_ERR	(1L<<3)		/* Bit  3:	Carrier Sense Error */#define XM_ST_LAT_COL	(1L<<2)		/* Bit  2:	Late Collision Error */#define XM_ST_MUL_COL	(1L<<1)		/* Bit  1:	Multiple Collisions */#define XM_ST_SGN_COL	(1L<<0)		/* Bit  0:	Single Collision *//*	XM_RX_LO_WM	16 bit r/w	Receive Low Water Mark *//*	XM_RX_HI_WM	16 bit r/w	Receive High Water Mark */									/* Bit 15..11:	reserved */#define XM_RX_WM_MSK	0x03ff		/* Bit 11.. 0:	Rx FIFO Watermark bits *//*	XM_DEV_ID	32 bit r/o	Device ID Register */#define XM_DEV_OUI	(0x00ffffffUL<<8)	/* Bit 31..8:	Device OUI */#define XM_DEV_REV	(0x07L << 5)		/* Bit  7..5:	Chip Rev Num *//*	XM_MODE		32 bit r/w	Mode Register */									/* Bit 31..27:	reserved */#define XM_MD_ENA_REJ	(1L<<26)	/* Bit 26:	Enable Frame Reject */#define XM_MD_SPOE_E	(1L<<25)	/* Bit 25:	Send Pause on Edge */									/* 		extern generated */#define XM_MD_TX_REP	(1L<<24)	/* Bit 24:	Transmit Repeater Mode */#define XM_MD_SPOFF_I	(1L<<23)	/* Bit 23:	Send Pause on FIFO full */									/*		intern generated */#define XM_MD_LE_STW	(1L<<22)	/* Bit 22:	Rx Stat Word in Little Endian */#define XM_MD_TX_CONT	(1L<<21)	/* Bit 21:	Send Continuous */#define XM_MD_TX_PAUSE	(1L<<20)	/* Bit 20: (sc)	Send Pause Frame */#define XM_MD_ATS		(1L<<19)	/* Bit 19:	Append Time Stamp */#define XM_MD_SPOL_I	(1L<<18)	/* Bit 18:	Send Pause on Low */									/*		intern generated */#define XM_MD_SPOH_I	(1L<<17)	/* Bit 17:	Send Pause on High */									/*		intern generated */#define XM_MD_CAP		(1L<<16)	/* Bit 16:	Check Address Pair */#define XM_MD_ENA_HASH	(1L<<15)	/* Bit 15:	Enable Hashing */#define XM_MD_CSA		(1L<<14)	/* Bit 14:	Check Station Address */#define XM_MD_CAA		(1L<<13)	/* Bit 13:	Check Address Array */#define XM_MD_RX_MCTRL	(1L<<12)	/* Bit 12:	Rx MAC Control Frame */#define XM_MD_RX_RUNT	(1L<<11)	/* Bit 11:	Rx Runt Frames */#define XM_MD_RX_IRLE	(1L<<10)	/* Bit 10:	Rx in Range Len Err Frame */#define XM_MD_RX_LONG	(1L<<9)		/* Bit  9:	Rx Long Frame */