-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--inst62 is inst62
inst62 = b[7] & a[6];


--inst54 is inst54
inst54 = b[6] & a[6];


--inst46 is inst46
inst46 = a[6] & b[5];


--inst37 is inst37
inst37 = a[6] & b[4];


--inst30 is inst30
inst30 = a[6] & b[3];


--C7L1 is f_adder:inst77|inst6~5
C7L1 = a[6] & (b[0] # b[2]);


--C7L2 is f_adder:inst77|inst6~6
C7L2 = b[1] & a[7] & C7L1;


--C41L1 is f_adder:inst84|inst6~1
C41L1 = inst30 & (C7L2 # a[7] & b[2]) # !inst30 & a[7] & b[2] & C7L2;


--C12L1 is f_adder:inst91|inst6~1
C12L1 = inst37 & (C41L1 # a[7] & b[3]) # !inst37 & a[7] & b[3] & C41L1;


--C82L1 is f_adder:inst98|inst6~1
C82L1 = inst46 & (C12L1 # a[7] & b[4]) # !inst46 & a[7] & b[4] & C12L1;


--C53L1 is f_adder:inst105|inst6~1
C53L1 = inst54 & (C82L1 # a[7] & b[5]) # !inst54 & a[7] & b[5] & C82L1;


--C34L1 is f_adder:inst113|inst6~1
C34L1 = inst62 & (C53L1 # b[6] & a[7]) # !inst62 & b[6] & a[7] & C53L1;


--B49_inst1 is f_adder:inst113|h_adder:inst1|inst1
B49_inst1 = b[7] & (a[6] $ (a[7] & b[6])) # !b[7] & a[7] & b[6];


--B87_inst1 is f_adder:inst105|h_adder:inst1|inst1
B87_inst1 = a[7] & (b[5] $ (b[6] & a[6])) # !a[7] & b[6] & a[6];


--inst61 is inst61
inst61 = b[7] & a[5];


--B46_inst1 is f_adder:inst98|h_adder:inst1|inst1
B46_inst1 = a[7] & (b[4] $ (a[6] & b[5])) # !a[7] & a[6] & b[5];


--inst53 is inst53
inst53 = b[6] & a[5];


--B05_inst1 is f_adder:inst91|h_adder:inst1|inst1
B05_inst1 = a[7] & (b[3] $ (a[6] & b[4])) # !a[7] & a[6] & b[4];


--inst45 is inst45
inst45 = b[5] & a[5];


--B63_inst1 is f_adder:inst84|h_adder:inst1|inst1
B63_inst1 = a[7] & (b[2] $ (a[6] & b[3])) # !a[7] & a[6] & b[3];


--inst36 is inst36
inst36 = b[4] & a[5];


--B22_inst1 is f_adder:inst77|h_adder:inst1|inst1
B22_inst1 = a[7] & (b[1] $ (a[6] & b[2])) # !a[7] & a[6] & b[2];


--B7_inst is h_adder:inst70|inst
B7_inst = a[7] & a[6] & b[1] & b[0];


--inst29 is inst29
inst29 = b[3] & a[5];


--inst20 is inst20
inst20 = b[2] & a[5];


--B7_inst1 is h_adder:inst70|inst1
B7_inst1 = a[7] & (b[0] $ (a[6] & b[1])) # !a[7] & a[6] & b[1];


--C6L1 is f_adder:inst76|inst6~5
C6L1 = a[5] & a[6] & b[0];


--C6L2 is f_adder:inst76|inst6~6
C6L2 = inst20 & (B7_inst1 # b[1] & C6L1) # !inst20 & b[1] & B7_inst1 & C6L1;


--C31L1 is f_adder:inst83|inst6~1
C31L1 = inst29 & (C6L2 # B22_inst1 $ B7_inst) # !inst29 & C6L2 & (B22_inst1 $ B7_inst);


--C02L1 is f_adder:inst90|inst6~1
C02L1 = inst36 & (C31L1 # B63_inst1 $ C7L2) # !inst36 & C31L1 & (B63_inst1 $ C7L2);


--C72L1 is f_adder:inst97|inst6~1
C72L1 = inst45 & (C02L1 # B05_inst1 $ C41L1) # !inst45 & C02L1 & (B05_inst1 $ C41L1);


--C43L1 is f_adder:inst104|inst6~1
C43L1 = inst53 & (C72L1 # B46_inst1 $ C12L1) # !inst53 & C72L1 & (B46_inst1 $ C12L1);


--C14L1 is f_adder:inst111|inst6~1
C14L1 = inst61 & (C43L1 # B87_inst1 $ C82L1) # !inst61 & C43L1 & (B87_inst1 $ C82L1);


--B09_inst1 is f_adder:inst111|h_adder:inst1|inst1
B09_inst1 = C82L1 $ B87_inst1 $ (b[7] & a[5]);


--B67_inst1 is f_adder:inst104|h_adder:inst1|inst1
B67_inst1 = C12L1 $ B46_inst1 $ (b[6] & a[5]);


--inst60 is inst60
inst60 = b[7] & a[4];


--B26_inst1 is f_adder:inst97|h_adder:inst1|inst1
B26_inst1 = C41L1 $ B05_inst1 $ (b[5] & a[5]);


--inst52 is inst52
inst52 = b[6] & a[4];


--B84_inst1 is f_adder:inst90|h_adder:inst1|inst1
B84_inst1 = C7L2 $ B63_inst1 $ (b[4] & a[5]);


--inst44 is inst44
inst44 = b[5] & a[4];


--B43L1 is f_adder:inst83|h_adder:inst1|inst1~90
B43L1 = B22_inst1 $ B7_inst $ (b[3] & a[5]);


--inst35 is inst35
inst35 = b[4] & a[4];


--B02_inst1 is f_adder:inst76|h_adder:inst1|inst1
B02_inst1 = B7_inst1 $ (b[2] & a[5]);


--B6_inst is h_adder:inst69|inst
B6_inst = a[6] & b[1] & b[0] & a[5];


--inst28 is inst28
inst28 = b[3] & a[4];


--inst19 is inst19
inst19 = b[2] & a[4];


--B6_inst1 is h_adder:inst69|inst1
B6_inst1 = a[6] & (b[0] $ (b[1] & a[5])) # !a[6] & b[1] & a[5];


--C5L1 is f_adder:inst75|inst6~3
C5L1 = a[4] & b[0] & a[5];


--C5L2 is f_adder:inst75|inst6~4
C5L2 = inst19 & (B6_inst1 # b[1] & C5L1) # !inst19 & b[1] & B6_inst1 & C5L1;


--C21L1 is f_adder:inst82|inst6~1
C21L1 = inst28 & (C5L2 # B02_inst1 $ B6_inst) # !inst28 & C5L2 & (B02_inst1 $ B6_inst);


--C91L1 is f_adder:inst89|inst6~1
C91L1 = inst35 & (C21L1 # B43L1 $ C6L2) # !inst35 & C21L1 & (B43L1 $ C6L2);


--C62L1 is f_adder:inst96|inst6~1
C62L1 = inst44 & (C91L1 # B84_inst1 $ C31L1) # !inst44 & C91L1 & (B84_inst1 $ C31L1);


--C33L1 is f_adder:inst103|inst6~1
C33L1 = inst52 & (C62L1 # B26_inst1 $ C02L1) # !inst52 & C62L1 & (B26_inst1 $ C02L1);


--C04L1 is f_adder:inst110|inst6~1
C04L1 = inst60 & (C33L1 # B67_inst1 $ C72L1) # !inst60 & C33L1 & (B67_inst1 $ C72L1);


--B88_inst1 is f_adder:inst110|h_adder:inst1|inst1
B88_inst1 = C72L1 $ B67_inst1 $ (b[7] & a[4]);


--B47_inst1 is f_adder:inst103|h_adder:inst1|inst1
B47_inst1 = C02L1 $ B26_inst1 $ (b[6] & a[4]);


--inst59 is inst59
inst59 = b[7] & a[3];


--B06_inst1 is f_adder:inst96|h_adder:inst1|inst1
B06_inst1 = C31L1 $ B84_inst1 $ (b[5] & a[4]);


--inst51 is inst51
inst51 = b[6] & a[3];


--B64_inst1 is f_adder:inst89|h_adder:inst1|inst1
B64_inst1 = C6L2 $ B43L1 $ (b[4] & a[4]);


--inst43 is inst43
inst43 = b[5] & a[3];


--B23L1 is f_adder:inst82|h_adder:inst1|inst1~13
B23L1 = inst20 $ B7_inst1 $ B6_inst $ inst28;


--inst34 is inst34
inst34 = b[4] & a[3];


--B81_inst1 is f_adder:inst75|h_adder:inst1|inst1
B81_inst1 = B6_inst1 $ (b[2] & a[4]);


--B5_inst is h_adder:inst68|inst
B5_inst = b[1] & b[0] & a[5] & a[4];


--inst27 is inst27
inst27 = b[3] & a[3];


--inst18 is inst18
inst18 = b[2] & a[3];


--B5_inst1 is h_adder:inst68|inst1
B5_inst1 = b[1] & (a[4] $ (b[0] & a[5])) # !b[1] & b[0] & a[5];


--C4L1 is f_adder:inst74|inst6~3
C4L1 = a[3] & b[0] & a[4];


--C4L2 is f_adder:inst74|inst6~4
C4L2 = inst18 & (B5_inst1 # b[1] & C4L1) # !inst18 & b[1] & B5_inst1 & C4L1;


--C11L1 is f_adder:inst81|inst6~1
C11L1 = inst27 & (C4L2 # B81_inst1 $ B5_inst) # !inst27 & C4L2 & (B81_inst1 $ B5_inst);


--C81L1 is f_adder:inst88|inst6~1
C81L1 = inst34 & (C11L1 # B23L1 $ C5L2) # !inst34 & C11L1 & (B23L1 $ C5L2);


--C52L1 is f_adder:inst95|inst6~1
C52L1 = inst43 & (C81L1 # B64_inst1 $ C21L1) # !inst43 & C81L1 & (B64_inst1 $ C21L1);


--C23L1 is f_adder:inst102|inst6~1
C23L1 = inst51 & (C52L1 # B06_inst1 $ C91L1) # !inst51 & C52L1 & (B06_inst1 $ C91L1);


--C93L1 is f_adder:inst109|inst6~1
C93L1 = inst59 & (C23L1 # B47_inst1 $ C62L1) # !inst59 & C23L1 & (B47_inst1 $ C62L1);


--B68_inst1 is f_adder:inst109|h_adder:inst1|inst1
B68_inst1 = C62L1 $ B47_inst1 $ (b[7] & a[3]);


--B27_inst1 is f_adder:inst102|h_adder:inst1|inst1
B27_inst1 = C91L1 $ B06_inst1 $ (b[6] & a[3]);


--inst58 is inst58
inst58 = b[7] & a[2];


--B85L2 is f_adder:inst95|h_adder:inst1|inst1~7
B85L2 = C21L1 $ (b[5] & a[3]);


--B85_inst1 is f_adder:inst95|h_adder:inst1|inst1
B85_inst1 = C6L2 $ B43L1 $ inst35 $ B85L2;


--inst50 is inst50
inst50 = b[6] & a[2];


--B44_inst1 is f_adder:inst88|h_adder:inst1|inst1
B44_inst1 = C5L2 $ B23L1 $ (b[4] & a[3]);


--inst42 is inst42
inst42 = b[5] & a[2];


--B03L1 is f_adder:inst81|h_adder:inst1|inst1~13
B03L1 = inst19 $ B6_inst1 $ B5_inst $ inst27;


--inst33 is inst33
inst33 = b[4] & a[2];


--B61_inst1 is f_adder:inst74|h_adder:inst1|inst1
B61_inst1 = B5_inst1 $ (b[2] & a[3]);


--B4_inst is h_adder:inst67|inst
B4_inst = b[1] & b[0] & a[4] & a[3];


--inst26 is inst26
inst26 = b[3] & a[2];


--inst17 is inst17
inst17 = b[2] & a[2];


--B4_inst1 is h_adder:inst67|inst1
B4_inst1 = b[1] & (a[3] $ (b[0] & a[4])) # !b[1] & b[0] & a[4];


--C3L1 is f_adder:inst73|inst6~3
C3L1 = a[2] & b[0] & a[3];


--C3L2 is f_adder:inst73|inst6~4
C3L2 = inst17 & (B4_inst1 # b[1] & C3L1) # !inst17 & b[1] & B4_inst1 & C3L1;


--C01L1 is f_adder:inst80|inst6~1
C01L1 = inst26 & (C3L2 # B61_inst1 $ B4_inst) # !inst26 & C3L2 & (B61_inst1 $ B4_inst);


--C71L1 is f_adder:inst87|inst6~1
C71L1 = inst33 & (C01L1 # B03L1 $ C4L2) # !inst33 & C01L1 & (B03L1 $ C4L2);


--C42L1 is f_adder:inst94|inst6~1
C42L1 = inst42 & (C71L1 # B44_inst1 $ C11L1) # !inst42 & C71L1 & (B44_inst1 $ C11L1);


--C13L1 is f_adder:inst101|inst6~1
C13L1 = inst50 & (C42L1 # B85_inst1 $ C81L1) # !inst50 & C42L1 & (B85_inst1 $ C81L1);


--C83L1 is f_adder:inst108|inst6~1
C83L1 = inst58 & (C13L1 # B27_inst1 $ C52L1) # !inst58 & C13L1 & (B27_inst1 $ C52L1);


--B65_inst1 is f_adder:inst94|h_adder:inst1|inst1
B65_inst1 = C11L1 $ B44_inst1 $ (b[5] & a[2]);


--B86_inst1 is f_adder:inst100|h_adder:inst1|inst1
B86_inst1 = C71L1 $ B65_inst1 $ (b[6] & a[1]);


--B24_inst1 is f_adder:inst87|h_adder:inst1|inst1
B24_inst1 = C4L2 $ B03L1 $ (b[4] & a[2]);


--inst41 is inst41
inst41 = b[5] & a[1];


--B82L1 is f_adder:inst80|h_adder:inst1|inst1~13
B82L1 = inst18 $ B5_inst1 $ B4_inst $ inst26;


--inst32 is inst32
inst32 = b[4] & a[1];