?? calculator_design.flow.rpt
字號:
Flow report for Calculator_Design
Sat Nov 03 08:51:13 2012
Quartus II 64-Bit Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow OS Summary
7. Flow Log
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------------------+
; Flow Summary ;
+------------------------------------+-----------------------------------------------+
; Flow Status ; Successful - Sat Nov 03 08:51:13 2012 ;
; Quartus II 64-Bit Version ; 9.1 Build 304 01/25/2010 SP 1 SJ Full Version ;
; Revision Name ; Calculator_Design ;
; Top-level Entity Name ; Calculator_Design ;
; Family ; Cyclone II ;
; Device ; EP2C35F672C6 ;
; Timing Models ; Final ;
; Met timing requirements ; Yes ;
; Total logic elements ; 191 / 33,216 ( < 1 % ) ;
; Total combinational functions ; 191 / 33,216 ( < 1 % ) ;
; Dedicated logic registers ; 51 / 33,216 ( < 1 % ) ;
; Total registers ; 51 ;
; Total pins ; 44 / 475 ( 9 % ) ;
; Total virtual pins ; 0 ;
; Total memory bits ; 0 / 483,840 ( 0 % ) ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % ) ;
; Total PLLs ; 0 / 4 ( 0 % ) ;
+------------------------------------+-----------------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 11/03/2012 08:51:02 ;
; Main task ; Compilation ;
; Revision Name ; Calculator_Design ;
+-------------------+---------------------+
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+------------------------------------+-----------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+------------------------------------+-----------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID ; 198690281758774.135190386201956 ; -- ; -- ; -- ;
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
; MISC_FILE ; D:/Altera_Project/LabTest/Calculator_Design/dev/Calculator_Design.dpf ; -- ; -- ; -- ;
; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ;
; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ;
+------------------------------------+-----------------------------------------------------------------------+---------------+-------------+----------------+
+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:02 ; 1.0 ; 266 MB ; 00:00:02 ;
; Fitter ; 00:00:04 ; 1.4 ; 351 MB ; 00:00:05 ;
; Assembler ; 00:00:02 ; 1.0 ; 304 MB ; 00:00:02 ;
; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ;
; Total ; 00:00:08 ; -- ; -- ; 00:00:09 ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
+------------------------------------------------------------------------------------------+
; Flow OS Summary ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis ; CrazyBingo-PC ; Windows Vista ; 6.1 ; x86_64 ;
; Fitter ; CrazyBingo-PC ; Windows Vista ; 6.1 ; x86_64 ;
; Assembler ; CrazyBingo-PC ; Windows Vista ; 6.1 ; x86_64 ;
; Classic Timing Analyzer ; CrazyBingo-PC ; Windows Vista ; 6.1 ; x86_64 ;
+-------------------------+------------------+---------------+------------+----------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Calculator_Design -c Calculator_Design
quartus_fit --read_settings_files=off --write_settings_files=off Calculator_Design -c Calculator_Design
quartus_asm --read_settings_files=off --write_settings_files=off Calculator_Design -c Calculator_Design
quartus_tan --read_settings_files=off --write_settings_files=off Calculator_Design -c Calculator_Design --timing_analysis_only
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -