#define IR0_DMIB	0x00000002#define IR0_DMIA	0x00000004#define IR0_EFT		0x00000008#define IR0_DMAREQ	0x00010000#define IR0_TXINT	0x00020000#define IR0_RXINTB	0x00040000#define IR0_RXINTA	0x00080000#define IR0_TXRDY	0x00100000#define IR0_RXRDY	0x00200000#define MD0_CRC16_0	0x00#define MD0_CRC16_1	0x01#define MD0_CRC32	0x02#define MD0_CRC_CCITT	0x03#define MD0_CRCC0	0x04#define MD0_CRCC1	0x08#define MD0_AUTO_ENA	0x10#define MD0_ASYNC	0x00#define MD0_BY_MSYNC	0x20#define MD0_BY_BISYNC	0x40#define MD0_BY_EXT	0x60#define MD0_BIT_SYNC	0x80#define MD0_TRANSP	0xc0#define MD0_HDLC        0x80	/* Bit-sync HDLC mode */#define MD0_CRC_NONE	0x00#define MD0_CRC_16_0	0x04#define MD0_CRC_16	0x05#define MD0_CRC_ITU32	0x06#define MD0_CRC_ITU	0x07#define MD1_NOADDR	0x00#define MD1_SADDR1	0x40#define MD1_SADDR2	0x80#define MD1_DADDR	0xc0#define MD2_NRZI_IEEE	0x40#define MD2_MANCHESTER	0x80#define MD2_FM_MARK	0xA0#define MD2_FM_SPACE	0xC0#define MD2_LOOPBACK	0x03	/* Local data Loopback */#define MD2_F_DUPLEX	0x00#define MD2_AUTO_ECHO	0x01#define MD2_LOOP_HI_Z	0x02#define MD2_LOOP_MIR	0x03#define MD2_ADPLL_X8	0x00#define MD2_ADPLL_X16	0x08#define MD2_ADPLL_X32	0x10#define MD2_NRZ		0x00#define MD2_NRZI	0x20#define MD2_NRZ_IEEE	0x40#define MD2_MANCH	0x00#define MD2_FM1		0x20#define MD2_FM0		0x40#define MD2_FM		0x80#define CTL_RTS		0x01#define CTL_DTR		0x02#define CTL_SYN		0x04#define CTL_IDLC	0x10#define CTL_UDRNC	0x20#define CTL_URSKP	0x40#define CTL_URCT	0x80#define CTL_NORTS	0x01#define CTL_NODTR	0x02#define CTL_IDLE	0x10#define	RXS_BR0		0x01#define	RXS_BR1		0x02#define	RXS_BR2		0x04#define	RXS_BR3		0x08#define	RXS_ECLK	0x00#define	RXS_ECLK_NS	0x20#define	RXS_IBRG	0x40#define	RXS_PLL1	0x50#define	RXS_PLL2	0x60#define	RXS_PLL3	0x70#define	RXS_DRTXC	0x80#define	TXS_BR0		0x01#define	TXS_BR1		0x02#define	TXS_BR2		0x04#define	TXS_BR3		0x08#define	TXS_ECLK	0x00#define	TXS_IBRG	0x40#define	TXS_RCLK	0x60#define	TXS_DTRXC	0x80#define	EXS_RES0	0x01#define	EXS_RES1	0x02#define	EXS_RES2	0x04#define	EXS_TES0	0x10#define	EXS_TES1	0x20#define	EXS_TES2	0x40#define CLK_BRG_MASK	0x0F#define CLK_PIN_OUT	0x80#define CLK_LINE    	0x00	/* clock line input */#define CLK_BRG     	0x40	/* internal baud rate generator */#define CLK_TX_RXCLK	0x60	/* TX clock from RX clock */#define CMD_RX_RST	0x11#define CMD_RX_ENA	0x12#define CMD_RX_DIS	0x13#define CMD_RX_CRC_INIT	0x14#define CMD_RX_MSG_REJ	0x15#define CMD_RX_MP_SRCH	0x16#define CMD_RX_CRC_EXC	0x17#define CMD_RX_CRC_FRC	0x18#define CMD_TX_RST	0x01#define CMD_TX_ENA	0x02#define CMD_TX_DISA	0x03#define CMD_TX_CRC_INIT	0x04#define CMD_TX_CRC_EXC	0x05#define CMD_TX_EOM	0x06#define CMD_TX_ABORT	0x07#define CMD_TX_MP_ON	0x08#define CMD_TX_BUF_CLR	0x09#define CMD_TX_DISB	0x0b#define CMD_CH_RST	0x21#define CMD_SRCH_MODE	0x31#define CMD_NOP		0x00#define CMD_RESET	0x21#define CMD_TX_ENABLE	0x02#define CMD_RX_ENABLE	0x12#define ST0_RXRDY	0x01#define ST0_TXRDY	0x02#define ST0_RXINTB	0x20#define ST0_RXINTA	0x40#define ST0_TXINT	0x80#define ST1_IDLE	0x01#define ST1_ABORT	0x02#define ST1_CDCD	0x04#define ST1_CCTS	0x08#define ST1_SYN_FLAG	0x10#define ST1_CLMD	0x20#define ST1_TXIDLE	0x40#define ST1_UDRN	0x80#define ST2_CRCE	0x04#define ST2_ONRN	0x08#define ST2_RBIT	0x10#define ST2_ABORT	0x20#define ST2_SHORT	0x40#define ST2_EOM		0x80#define ST3_RX_ENA	0x01#define ST3_TX_ENA	0x02#define ST3_DCD		0x04#define ST3_CTS		0x08#define ST3_SRCH_MODE	0x10#define ST3_SLOOP	0x20#define ST3_GPI		0x80#define ST4_RDNR	0x01#define ST4_RDCR	0x02#define ST4_TDNR	0x04#define ST4_TDCR	0x08#define ST4_OCLM	0x20#define ST4_CFT		0x40#define ST4_CGPI	0x80#define FST_CRCEF	0x04#define FST_OVRNF	0x08#define FST_RBIF	0x10#define FST_ABTF	0x20#define FST_SHRTF	0x40#define FST_EOMF	0x80#define IE0_RXRDY	0x01#define IE0_TXRDY	0x02#define IE0_RXINTB	0x20#define IE0_RXINTA	0x40#define IE0_TXINT	0x80#define IE0_UDRN	0x00008000 /* TX underrun MSCI interrupt enable */#define IE0_CDCD	0x00000400 /* CD level change interrupt enable */#define IE1_IDLD	0x01#define IE1_ABTD	0x02#define IE1_CDCD	0x04#define IE1_CCTS	0x08#define IE1_SYNCD	0x10#define IE1_CLMD	0x20#define IE1_IDL		0x40#define IE1_UDRN	0x80#define IE2_CRCE	0x04#define IE2_OVRN	0x08#define IE2_RBIT	0x10#define IE2_ABT		0x20#define IE2_SHRT	0x40#define IE2_EOM		0x80#define IE4_RDNR	0x01#define IE4_RDCR	0x02#define IE4_TDNR	0x04#define IE4_TDCR	0x08#define IE4_OCLM	0x20#define IE4_CFT		0x40#define IE4_CGPI	0x80#define FIE_CRCEF	0x04#define FIE_OVRNF	0x08#define FIE_RBIF	0x10#define FIE_ABTF	0x20#define FIE_SHRTF	0x40#define FIE_EOMF	0x80#define DSR_DWE		0x01#define DSR_DE		0x02#define DSR_REF		0x04#define DSR_UDRF	0x04#define DSR_COA		0x08#define DSR_COF		0x10#define DSR_BOF		0x20#define DSR_EOM		0x40#define DSR_EOT		0x80#define DIR_REF		0x04#define DIR_UDRF	0x04#define DIR_COA		0x08#define DIR_COF		0x10#define DIR_BOF		0x20#define DIR_EOM		0x40#define DIR_EOT		0x80#define DIR_REFE	0x04#define DIR_UDRFE	0x04#define DIR_COAE	0x08#define DIR_COFE	0x10#define DIR_BOFE	0x20#define DIR_EOME	0x40#define DIR_EOTE	0x80#define DMR_CNTE	0x02#define DMR_NF		0x04#define DMR_SEOME	0x08#define DMR_TMOD	0x10#define DMER_DME        0x80	/* DMA Master Enable */#define DCR_SW_ABT	0x01#define DCR_FCT_CLR	0x02#define DCR_ABORT	0x01#define DCR_CLEAR_EOF	0x02#define PCR_COTE	0x80#define PCR_PR0		0x01#define PCR_PR1		0x02#define PCR_PR2		0x04#define PCR_CCC		0x08#define PCR_BRC		0x10#define PCR_OSB		0x40#define PCR_BURST	0x80#endif /* (__HD64572_H) */