?? mcbsp54.h
字號(hào):
/*****************************************************************/
/* Copyright (c) Texas Instruments, Incorporated 2000 */
/*****************************************************************/
/******************************************************************************/
/* MCBSP54.H - MCBSP54 routines header file. */
/* */
/* This module provides the devlib implementation for the MCBSP */
/* on the TMS320C54x DSP. */
/* */
/* MACRO FUNCTIONS: */
/* MCBSP_BYTES_PER_WORD - return # of bytes required to hold # */
/* of bits indicated by wdlen */
/* MCBSP_ENABLE() - starts serial port receive and/or transmit */
/* MCBSP_TX_RESET() - reset transmit side of serial port */
/* MCBSP_RX_RESET() - reset receive side of serial port */
/* MCBSP_DRR1_READ() - read data value from serial port */
/* use instead: MCBSP_SUBREG_READ(... , DRR1_SUBADDR, ... ) */
/* MCBSP_DRR2_READ() - read data value from serial port */
/* use instead: MCBSP_SUBREG_READ(... , DRR2_SUBADDR, ... ) */
/* MCBSP_DRR12_READ() - read data value from serial port */
/* return value as unsigned long */
/* MCBSP_DXR12_WRITE() - write data value from serial port */
/* MCBSP_IO_ENABLE() - place port in general purpose I/O mode */
/* MCBSP_IO_DISABLE() - take port out of general purpose I/O mode */
/* MCBSP_FRAME_SYNC_ENABLE - sets FRST bit in SPCR */
/* MCBSP_FRAME_SYNC_RESET - clrs FRST bit in SPCR */
/* MCBSP_SAMPLE_RATE_ENABLE- sets GRST bit in SPCR */
/* MCBSP_SAMPLE_RATE_RESET - clrs GRST bit in SPCR */
/* MCBSP_RRDY - returns selected ports RRDY */
/* MCBSP_XRDY - returns selected ports XRDY */
/* MCBSP_LOOPBACK_ENABLE - places selected port in loopback */
/* MCBSP_LOOPBACK_DISABLE - takes port out of DLB */
/* */
/* FUNCTIONS: */
/* mcbsp_init - initialize and start serial port operation */
/* */
/* */
/* AUTHOR: */
/* Stefan Haas */
/* */
/* REVISION HISTORY: */
/* */
/* DATE AUTHOR DESCRIPTION */
/* ------- ------------- ------------------------------------------ */
/* 13OCT98 St Haas Original. */
/* */
/******************************************************************************/
/******************************************************************/
/* This header file defines the data structures and macros to */
/* necessary to address the Multi-Channel Serial Port */
/******************************************************************/
#ifndef _MCBSP_H_
#define _MCBSP_H_
#include "regs54xx.h"
/* Bits, Bitfields, ... */
#define MCBSP_RX 1
#define MCBSP_TX 2
#define MCBSP_BOTH 3
/* CONFIGURATION REGISTER BIT and BITFIELD values */
/* Serial Port Control Register SPCR1 */
#define DLB_ENABLE 0x01 /* Enable Digital Loopback Mode */
#define DLB_DISABLE 0x00 /* Disable Digital Loopback Mode */
#define RXJUST_RJZF 0x00 /* Receive Right Justify Zero Fill */
#define RXJUST_RJSE 0x01 /* Receive Right Justify Sign Extend */
#define RXJUST_LJZF 0x02 /* Receive Left Justify Zero Fill */
#define CLK_STOP_DISABLED 0x00 /* Normal clocking for non-SPI mode */
#define CLK_START_W/O_DELAY 0x10 /* Clock starts without delay */
#define CLK_START_W_DELAY 0x11 /* Clock starts with delay */
#define DX_ENABLE_OFF 0x00 /* no extra delay for turn-on time */
#define DX_ENABLE_ON 0x01 /* enable extra delay for turn-on time */
#define ABIS_DISABLE 0x00 /* A-bis mode is disabled */
#define ABIS_ENABLE 0x01 /* A-bis mode is enabled */
/* Serial Port Control Registers SPCR1 and SPCR2 */
#define INTM_RDY 0x00 /* R/X INT driven by R/X RDY */
#define INTM_BLOCK 0x01 /* R/X INT driven by new multichannel blk*/
#define INTM_FRAME 0x02 /* R/X INT driven by new frame sync */
#define INTM_SYNCERR 0x03 /* R/X INT generated by R/X SYNCERR */
#define RX_RESET 0x00 /* R or X in reset */
#define RX_ENABLE 0x01 /* R or X enabled */
/* Serial Port Control Register SPCR2 */
#define SP_FREE_OFF 0x00 /* Free running mode is diabled */
#define SP_FREE_ON 0x01 /* Free running mode is enabled */
#define SOFT_DISABLE 0x00 /* SOFT mode is disabled */
#define SOFT_ENABLE 0x01 /* SOFT mode is enabled */
#define FRAME_GEN_RESET 0x00 /* Frame Synchronization logic is reset */
#define FRAME_GEN_ENABLE 0x01 /* Frame sync signal FSG is generated */
#define SRG_RESET 0x00 /* Sample Rate Generator is reset */
#define SRG_ENABLE 0x01 /* Sample Rate Generator is enabled */
/* Pin Control Register PCR */
#define IO_DISABLE 0x00 /* No General Purpose I/O Mode */
#define IO_ENABLE 0x01 /* General Purpose I/0 Mode enabled */
#define CLKR_POL_RISING 0x01 /* R Data Sampled on Rising Edge of CLKR */
#define CLKR_POL_FALLING 0x00 /* R Data Sampled on Falling Edge of CLKR*/
#define CLKX_POL_RISING 0x00 /* X Data Sent on Rising Edge of CLKX */
#define CLKX_POL_FALLING 0x01 /* X Data Sent on Falling Edge of CLKX */
#define FSYNC_POL_HIGH 0x00 /* Frame Sync Pulse Active High */
#define FSYNC_POL_LOW 0x01 /* Frame Sync Pulse Active Low */
#define CLK_MODE_EXT 0x00 /* Clock derived from external source */
#define CLK_MODE_INT 0x01 /* Clock derived from internal source */
#define FSYNC_MODE_EXT 0x00 /* Frame Sync derived from external src */
#define FSYNC_MODE_INT 0x01 /* Frame Sync dervived from internal src */
/* Transmit Receive Control Register XCR/RCR */
#define SINGLE_PHASE 0x00 /* Selects single phase frames */
#define DUAL_PHASE 0x01 /* Selects dual phase frames */
#define MAX_FRAME_LENGTH 0x7f /* maximum number of words per frame */
#define WORD_LENGTH_8 0x00 /* 8 bit word length (requires filling) */
#define WORD_LENGTH_12 0x01 /* 12 bit word length "" */
#define WORD_LENGTH_16 0x02 /* 16 bit word length "" */
#define WORD_LENGTH_20 0x03 /* 20 bit word length "" */
#define WORD_LENGTH_24 0x04 /* 24 bit word length "" */
#define WORD_LENGTH_32 0x05 /* 32 bit word length (matches DRR DXR sz*/
#define MAX_WORD_LENGTH 0x20 /* maximum number of bits per word */
#define NO_COMPAND_MSB_1ST 0x00 /* No Companding, Data XFER starts w/MSb */
#define NO_COMPAND_LSB_1ST 0x01 /* No Companding, Data XFER starts w/LSb */
#define COMPAND_ULAW 0x02 /* Compand ULAW, 8 bit word length only */
#define COMPAND_ALAW 0x03 /* Compand ALAW, 8 bit word length only */
#define FRAME_IGNORE 0x01 /* Ignore frame sync pulses after 1st */
#define NO_FRAME_IGNORE 0x00 /* Utilize frame sync pulses */
#define DATA_DELAY0 0x00 /* 1st bit in same clk period as fsync */
#define DATA_DELAY1 0x01 /* 1st bit 1 clk period after fsync */
#define DATA_DELAY2 0x02 /* 1st bit 2 clk periods after fsync */
/* Sample Rate Generator Register SRGR */
/* Clock mode (ext. / int.) see PCR */
#define MAX_SRG_CLK_DIV 0xff /* max value to divide Sample Rate Gen Cl*/
#define MAX_FRAME_WIDTH 0xff /* maximum FSG width in CLKG periods */
#define MAX_FRAME_PERIOD 0x0fff /* FSG period in CLKG periods */
#define FSX_DXR_TO_XSR 0x00 /* Transmit FSX due to DXR to XSR copy */
#define FSX_FSG 0x01 /* Transmit FSX due to FSG */
#define CLKS_POL_FALLING 0x00 /* falling edge generates CLKG and FSG */
#define CLKS_POL_RISING 0x01 /* rising edge generates CLKG and FSG */
#define GSYNC_OFF 0x00 /* CLKG always running */
#define GSYNC_ON 0x01 /* CLKG and FSG synch'ed to FSR */
/* Multi-channel Control Register 1 and 2 MCR1/2 */
#define RMCM_CHANNEL_ENABLE 0x00 /* all 128 channels enabled */
#define RMCM_CHANNEL_DISABLE 0x01 /* all channels disabled, selected by */
/* enabling RP(A/B)BLK, RCER(A/B) */
#define XMCM_CHANNEL_DX_DRIVEN 0x00 /* transmit data over DX pin for as many */
/* number of words as required */
#define XMCM_XCER_CHAN_TO_DXR 0x01 /* selected channels written to DXR */
#define XMCM_ALL_WORDS_TO_DXR 0x02 /* all words copied to DXR(1/2), */
/* DX only driven for selected words */
#define XMCM_CHANNEL_SYM_R/X 0x03 /* symmetric transmit and receive */
/* operation */
#ifdef _INLINE
#define __INLINE static inline
#else
#define __INLINE
#endif
/********* Function Definitions ***********************************/
?? 快捷鍵說(shuō)明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號(hào)
Ctrl + =
減小字號(hào)
Ctrl + -